IP Library Granted Patent US 8,163,592
Granted Patent B2
US 8,163,592 · App. 12/635,099 · Granted Apr 24, 2012

Method of manufacturing thin film transistor, thin film transistor, and display unit

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,163,592
App. No.
12/635,099
Granted
Apr 24, 2012
Kind
B2
Abstract

A method of manufacturing a thin film transistor capable of simplifying the steps is provided. The method of manufacturing a thin film transistor includes the steps of: forming a gate electrode and a gate insulating film sequentially on a substrate; forming an oxide semiconductor film in a shape including a planned channel formation region, a planned source electrode formation region, and a planned drain electrode formation region on the gate insulating film so that the whole oxide semiconductor film has the same carrier density as a carrier density of the planned channel formation region; forming a mask inhibiting heat transmission on the planned channel formation region; and heating the oxide semiconductor film in the air and thereby obtaining a higher carrier density of a region of the oxide semiconductor film not covered with the mask than the carrier density of the planned channel formation region.

Claims (12)

1. A method of manufacturing a thin film transistor comprising the steps of:

forming a gate electrode and a gate insulating film sequentially on a substrate;

forming an oxide semiconductor film in a shape including a planned channel formation region, a planned source electrode formation region, and a planned drain electrode formation region on the gate insulating film so that the whole oxide semiconductor film has the same carrier density as a carrier density of the planned channel formation region;

forming a mask inhibiting heat transmission on the planned channel formation region; and

heating the oxide semiconductor film in the air and thereby obtaining a higher carrier density of a region of the oxide semiconductor film not covered with the mask than the carrier density of the planned channel formation region.

2. The method of manufacturing a thin film transistor according to claim 1 , wherein the mask is made of a photoresist.

3. The method of manufacturing a thin film transistor according to claim 1 , wherein the oxide semiconductor film is formed by using sputtering method at a predetermined electric power, and the electric power is set according to the carrier density of the planned channel formation region.

4. The method of manufacturing a thin film transistor according to claim 3 , wherein the sputtering method is DC sputtering method.

5. The method of manufacturing a thin film transistor according to claim 3 , wherein the electric power in the sputtering method is set to from 50 W to 500 W both inclusive.

6. The method of manufacturing a thin film transistor according to claim 3 , wherein in the step of forming the oxide semiconductor film, the carrier density of the planned channel formation region is set to from 1.0*10 13 /cm 3 to 1.0*10 18 /cm 3 both inclusive.

7. The method of manufacturing a thin film transistor according to claim 6 , wherein by performing the step of heating the oxide semiconductor film in the air, the carrier density of the region of the oxide semiconductor film not covered with the mask is set to 1.0*10 19 /cm 3 or more and less than 1.0*10 21 /cm 3 , and the carrier density of the planned channel formation region is set to 1.0*10 13 /cm 3 or more and less than 1.0*10 18 /cm 3 .

8. The method of manufacturing a thin film transistor according to claim 1 , wherein the oxide semiconductor film is heated at temperature from 100 deg C. to 200 deg C. both inclusive.

Assignments (7)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 18, 2025
From: JDI DESIGN AND DEVELOPMENT G.K.
To: MAGNOLIA BLUE CORPORATION
Reel/Frame 072039/0656 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 31, 2024
From: JOLED, INC.
To: JDI DESIGN AND DEVELOPMENT G.K.
Reel/Frame 066382/0619 →
CORRECTION BY AFFIDAVIT FILED AGAINST REEL/FRAME 063396/0671 Recorded Jun 12, 2023
From: JOLED, INC.
To: JOLED, INC.
Reel/Frame 064067/0723 →
SECURITY INTEREST Recorded Apr 20, 2023
From: JOLED, INC.
To: INCJ, LTD.
Reel/Frame 063396/0671 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 15, 2015
From: SONY CORPORATION
To: JOLED INC.
Reel/Frame 036106/0355 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 10, 2009
From: KAWASHIMA, TOSHITAKA
To: SONY CORPORATION
Reel/Frame 023635/0517 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 10, 2009
From: KIRITA, SHINA
To: SONY CORPORATION
Reel/Frame 023635/0468 →