IP Library Granted Patent US 8,447,250
Granted Patent B2
US 8,447,250 · App. 12/650,324 · Granted May 21, 2013

Method and system for an integrated voltage controlled oscillator-based transmitter and on-chip power distribution network

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,447,250
App. No.
12/650,324
Granted
May 21, 2013
Kind
B2
Abstract

Methods and systems for an integrated voltage controlled oscillator (VCO)-based transmitter and on-chip power distribution network are disclosed and may include supplying bias voltages and/or ground to a chip utilizing conductive lines. One or more VCOs and low-noise amplifiers (LNAs) may each be coupled to a leaky wave antenna (LWA) integrated in the bias voltage and/or ground lines. One or more clock signals may be generated utilizing the VCOs, which may be transmitted from the LWAs coupled to the VCOs, to the LWAs coupled to the LNAs. RF signals may be transmitted via the LWAs, and may include 60 GHz signals. The LWAs may include microstrip and/or coplanar waveguides, where a cavity length of the LWAs may be dependent on a spacing between conductive lines in the waveguides. The LWAs may be dynamically configured to transmit the clock signals at a desired angle from a surface of the chip.

Claims (28)

1. A method for communication, the method comprising:

performing using one or more or more circuits in a wireless device, said one or more circuits comprising one or more voltage-controlled oscillators and one or more low-noise amplifiers on a chip, wherein each of said one or more voltage-controlled oscillators and said one or more low-noise amplifiers is communicatively coupled to a leaky wave antenna integrated in bias voltage and/or ground lines to said chip:

supplying one or more bias voltages and/or ground for said chip utilizing said bias voltage and/or ground lines, respectively;

generating one or more clock signals utilizing said one or more voltage-controlled oscillators; and

transmitting said generated clock signals via said leaky wave antennas communicatively coupled to said one or more voltage-controlled oscillators to said one or more leaky wave antennas communicatively coupled to said one or more low-noise amplifiers.

2. The method according to claim 1 , comprising transmitting radio frequency (RF) signals via said one or more leaky wave antennas.

3. The method according to claim 2 , wherein said RF signals comprise 60 GHz signals.

4. The method according to claim 1 , wherein said leaky wave antennas comprise microstrip waveguides.

5. The method according to claim 4 , wherein a cavity length of said leaky wave antennas is dependent on a spacing between conductive lines in said microstrip waveguides.

6. The method according to claim 1 , wherein said leaky wave antennas comprise coplanar waveguides.

7. The method according to claim 6 , wherein a cavity length of said leaky wave antennas is dependent on a spacing between conductive lines in said coplanar waveguides.

8. The method according to claim 1 , comprising configuring said leaky wave antennas to transmit said one or more generated clock signals at a desired angle from a surface of said chip.

9. The method according to claim 8 , comprising dynamically configuring said angle from said surface of said chip.

10. The method according to claim 1 , comprising configuring a gain of said one or more low-noise amplifiers for receiving said transmitted clock signals.

11. A system for enabling communication, the system comprising:

one or more or more circuits in a wireless device, said one or more circuits comprising one or more voltage-controlled oscillators and one or more low-noise amplifiers on a chip, wherein each said one or more voltage-controlled oscillators and said one or more low-noise amplifiers is communicatively coupled to a leaky wave antenna integrated in bias voltage and/or ground lines to said chip, said one or more circuits being operable to:

supply one or more bias voltages and ground for said chip utilizing said bias voltage and/or ground lines, respectively;

generate one or more clock signals utilizing said one or more voltage-controlled oscillators; and

transmit said generated clock signals via said leaky wave antennas communicatively coupled to said one or more voltage-controlled oscillators to said one or more leaky wave antennas communicatively coupled to said one or more low-noise amplifiers.

12. The system according to claim 11 , wherein said one or more circuits are operable to transmit radio frequency (RF) signals via said one or more leaky wave antennas.

13. The system according to claim 12 , wherein said one or more circuits are operable to wherein said RF signals comprise 60 GHz signals.

14. The system according to claim 11 , wherein said leaky wave antennas comprise microstrip waveguides.

15. The system according to claim 14 , wherein a cavity length of said leaky wave antennas is dependent on a spacing between conductive lines in said microstrip waveguides.

16. The system according to claim 11 , wherein said leaky wave antennas comprise coplanar waveguides.

17. The system according to claim 16 , wherein a cavity length of said leaky wave antennas is dependent on a spacing between conductive lines in said coplanar waveguides.

18. The system according to claim 11 , wherein said one or more circuits are operable to configure said leaky wave antennas to transmit said one or more generated clock signals at a desired angle from a surface of said chip.

19. The system according to claim 18 , wherein said one or more circuits are operable to dynamically configure said angle from said surface of said chip.

20. The system according to claim 11 , wherein a gain of said one or more low-noise amplifiers is configured for receiving said transmitted clock signals.

Assignments (6)
CORRECTIVE ASSIGNMENT TO CORRECT THE EFFECTIVE DATE OF MERGER TO 09/05/2018 PREVIOUSLY RECORDED AT REEL: 047230 FRAME: 0133. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER. Recorded Oct 29, 2018
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 047630/0456 →
MERGER Recorded Oct 4, 2018
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 047230/0133 →
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS Recorded Feb 3, 2017
From: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
To: BROADCOM CORPORATION
Reel/Frame 041712/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 1, 2017
From: BROADCOM CORPORATION
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 041706/0001 →
PATENT SECURITY AGREEMENT Recorded Feb 11, 2016
From: BROADCOM CORPORATION
To: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
Reel/Frame 037806/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 26, 2010
From: ROFOUGARAN, AHMADREZA; ROFOUGARAN, MARYAM
To: BROADCOM CORPORATION
Reel/Frame 023845/0854 →