IP Library Granted Patent US 7,912,095
Granted Patent B2
US 7,912,095 · App. 12/658,419 · Granted Mar 22, 2011

Dynamic preamble detection

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,912,095
App. No.
12/658,419
Granted
Mar 22, 2011
Kind
B2
Abstract

A data packet, comprising a preamble and the preamble comprising a plurality of synchronization bits, is received where the preamble may be of either a first preamble type or a second preamble type. Channel estimation is performed using at least a first portion of the plurality of synchronization bits. It is determined whether the preamble is of the first preamble type or of the second preamble type, where the determination overlaps in least in part with the channel estimation. The performance of the channel estimation is controlled such that: in the event it is determined the preamble is of the first preamble type, the performance of the channel estimation continues for a second portion of the plurality of synchronization bits, adjacent to the first portion of the plurality of synchronization bits, after the processing of the first portion of the plurality of synchronization bits; in the event it is determined the preamble is of the second preamble type, the performance of the channel estimation ends after processing the first portion of the plurality of synchronization bits.

Claims (37)

1. A method, comprising:

receiving a data packet, the data packet comprising a preamble, the preamble comprising a plurality of synchronization bits, wherein the preamble may be of either a first preamble type or a second preamble type;

performing channel estimation using at least a first portion of the plurality of synchronization bits;

determining, using a processor, whether the preamble is of the first preamble type or of the second preamble type, wherein the determination overlaps in least in part with the channel estimation; and

using the processor to control the performance of the channel estimation such that:

in the event it is determined the preamble is of the first preamble type, the performance of the channel estimation continues for a second portion of the plurality of synchronization bits, adjacent to the first portion of the plurality of synchronization bits, after the processing of the first portion of the plurality of synchronization bits; and

in the event it is determined the preamble is of the second preamble type, the performance of the channel estimation ends after processing the first portion of the plurality of synchronization bits.

2. The method of claim 1 , wherein the data packet conforms to the IEEE Standard 802.11 series.

3. The method of claim 1 , wherein the synchronization bits comprises a first data sequence if the preamble is of the first preamble type and a second data sequence if the preamble is of the second preamble type.

4. The method of claim 3 , wherein it is determined that the preamble is of the first preamble type if it is determined that the synchronization bits comprise the first data sequence and it is determined that the preamble is of the second preamble type if it is determined that the synchronization bits comprise the second data sequence.

5. The method of claim 3 , wherein a preamble of the first preamble type comprises more synchronization bits than a preamble of the second preamble type.

6. The method of claim 1 further comprising performing channel analysis using a second portion of the plurality of synchronization bits.

7. A system, comprising:

a receiver configured to receive a data packet, the data packet comprising a preamble, the preamble comprising a plurality of synchronization bits, wherein the preamble may be of either a first preamble type or a second preamble type; and

a signal processor configured to:

perform channel estimation using at least a first portion of the plurality of synchronization bits;

determine whether the preamble is of the first preamble type or of the second preamble type, wherein the determination overlaps in least in part with the channel estimation; and

control the performance of the channel estimation such that:

in the event it is determined the preamble is of the first preamble type, the performance of the channel estimation continues for a second portion of the plurality of synchronization bits, adjacent to the first portion of the plurality of synchronization bits, after the processing of the first portion of the plurality of synchronization bits; and

in the event it is determined the preamble is of the second preamble type, the performance of the channel estimation ends after processing the first portion of the plurality of synchronization bits.

8. The system of claim 7 , wherein the data packet conforms to the IEEE Standard 802.11 series.

9. The system of claim 7 , wherein the synchronization bits comprises a first data sequence if the preamble is of the first preamble type and a second data sequence if the preamble is of the second preamble type.

10. The system of claim 9 , wherein it is determined that the preamble is of the first preamble type if it is determined that the synchronization bits comprise the first data sequence and it is determined that the preamble is of the second preamble type if it is determined that the synchronization bits comprise the second data sequence.

11. The system of claim 9 , wherein a preamble of the first preamble type comprises more synchronization bits than a preamble of the second preamble type.

12. The system of claim 7 , wherein the signal processor is further configured to perform channel analysis using a second portion of the plurality of synchronization bits.

13. A non-transitory computer program product, the computer program product being embodied in a computer readable storage medium and comprising computer instructions for:

receiving a data packet, the data packet comprising a preamble, the preamble comprising a plurality of synchronization bits, wherein the preamble may be of either a first preamble type or a second preamble type;

performing channel estimation using at least a first portion of the plurality of synchronization bits;

determining whether the preamble is of the first preamble type or of the second preamble type, wherein the determination overlaps in least in part with the channel estimation; and

controlling the performance of the channel estimation such that:

in the event it is determined the preamble is of the first preamble type, the performance of the channel estimation continues for a second portion of the plurality of synchronization bits, adjacent to the first portion of the plurality of synchronization bits, after the processing of the first portion of the plurality of synchronization bits; and

in the event it is determined the preamble is of the second preamble type, the performance of the channel estimation ends after processing the first portion of the plurality of synchronization bits.

14. The non-transitory computer program product of claim 13 , wherein the data packet conforms to the IEEE Standard 802.11 series.

15. The non-transitory computer program product of claim 13 , wherein the synchronization bits comprises a first data sequence if the preamble is of the first preamble type and a second data sequence if the preamble is of the second preamble type.

16. The non-transitory computer program product of claim 15 , wherein it is determined that the preamble is of the first preamble type if it is determined that the synchronization bits comprise the first data sequence and it is determined that the preamble is of the second preamble type if it is determined that the synchronization bits comprise the second data sequence.

17. The non-transitory computer program product of claim 15 , wherein a preamble of the first preamble type comprises more synchronization bits than a preamble of the second preamble type.

18. The non-transitory computer program product of claim 13 further comprising computer instructions for performing channel analysis using a second portion of the plurality of synchronization bits.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 28, 2018
From: ZENG, CHAOHUANG; MCFARLAND, WILLIAM J.
To: ATHEROS COMMUNICATIONS, INC.
Reel/Frame 045377/0081 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 20, 2012
From: QUALCOMM ATHEROS, INC.
To: QUALCOMM INCORPORATED
Reel/Frame 029328/0052 →
MERGER Recorded Jul 15, 2011
From: ATHEROS COMMUNICATIONS, INC.
To: QUALCOMM ATHEROS, INC.
Reel/Frame 026599/0360 →