IP Library Granted Patent US 8,018,055
Granted Patent B2
US 8,018,055 · App. 12/659,709 · Granted Sep 13, 2011

Semiconductor apparatus with decoupling capacitor

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,018,055
App. No.
12/659,709
Granted
Sep 13, 2011
Kind
B2
Abstract

A lead frame type of semiconductor apparatus includes a die pad on which a semiconductor chip is mounted; ground terminals which are to be grounded; power supply terminals which are connected to a power supply; inner leads connected to the ground terminals and power supply terminals, in which a pair of adjacent inner leads for power supply terminal and ground terminal are extended inwardly; a chip capacitor mounting pad which is provided at inner ends of the extended inner leads; and a chip capacitor which is mounted on the chip capacitor mounting pad so that a decoupling capacitor is provided.

Claims (13)

1. A semiconductor apparatus, comprising:

an organic material substrate;

a die pad formed on the organic material substrate and comprising a chip mounting area on which a semiconductor chip is mounted and ground bonding areas, the ground bonding areas extending from two opposite sides of the die pad;

ground terminals which are to be grounded;

power supply terminals which are supplied with electrical power;

first conductive patterns formed on the organic material substrate and being connected to the ground terminals and to the ground bonding areas;

second conductive patterns formed on the organic material substrate and being connected to the power supply terminals;

power supply bonding areas arranged between the die pad and the first and second conductive patterns and being connected to the second conductive patterns, the power supply bonding areas being arranged at another two opposite sides of the die pad; and

chip capacitors arranged and connected between the die pad and power supply bonding area so that a decoupling capacitor is provided.

2. A semiconductor apparatus according to claim 1 , wherein

the die pad is provided with a projection or ridge to define the chip mounting area and ground bonding areas.

3. A semiconductor apparatus according to claim 1 , wherein

the organic material substrate is provided with cavities in which the chip capacitors are mounted therein.

Assignments (2)
CHANGE OF NAME Recorded Mar 21, 2014
From: OKI ELECTRIC INDUSTRY CO., LTD.
To: LAPIS SEMICONDUCTOR CO., LTD.
Reel/Frame 032499/0732 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 18, 2010
From: TERUI, MAKOTO; ANZAI, NORITAKA
To: OKI ELECTRIC INDUSTRY CO., LTD.
Reel/Frame 024149/0794 →