IP Library Granted Patent US 9,183,160
Granted Patent B2
US 9,183,160 · App. 12/677,696 · Granted Nov 10, 2015

Integrated circuit board with secured input/output buffer

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,183,160
App. No.
12/677,696
Granted
Nov 10, 2015
Kind
B2
Abstract

An integrated circuit card including a processor unit associated with RAM and with data exchange means for exchanging data with an external device, the RAM including a memory zone dedicated to exchanged data, and the processor unit being arranged to secure the dedicated memory zone and to store the exchanged data in said zone, and a method of managing the RAM of such a card.

Claims (28)

1. An integrated circuit card including a processor unit associated with RAM and with data exchange means for exchanging data with an external device,

wherein the RAM includes only one dedicated memory zone dedicated to exchanged data,

wherein said only one dedicated memory zone is less than an entirety of the RAM and is bounded so that it cannot be extended during operation of the processor unit,

wherein only the exchanged data is stored in the only one dedicated memory zone,

wherein the only one dedicated memory zone must store all of the exchanged data, the processor unit being arranged to store any data that is exchanged between the integrated circuit card and the external device in said only one dedicated memory zone, and

wherein the processor unit is arranged to limit any risk of said only one dedicated memory zone containing data that is harmful for security of the integrated circuit card by being programmed to scramble the data in the only one dedicated memory zone before transferring data from the outside in order that data received on successive occasions by the card cannot be recombined or used to constitute harmful instructions.

2. The integrated circuit card according to claim 1 , wherein the processor unit is programmed to lock access to the only one dedicated memory zone during a processing operation.

3. The card according to claim 2 , wherein the processing unit is programmed to calculate an integrity value of the data in the only one dedicated memory zone before performing a processing operation, and to verify the integrity value of the data after performing the processing operation.

4. The card according to claim 1 , wherein, before transmitting data, the processor unit is programmed to verify that the data is contained in the only one dedicated memory zone.

5. A method of managing RAM of an integrated circuit card having a processor unit associated with the RAM and with data exchange means for exchanging data with an external device, wherein the method comprises:

defining in the RAM only one dedicated memory zone that is dedicated to the exchanged data, the only one dedicated memory zone being less than an entirety of the RAM and being bounded so that it cannot be extended during operation of the processor unit,

storing only the exchanged data in the only one dedicated memory zone,

controlling the processor unit to store any data that is exchanged between the integrated circuit card and the external device in said only one dedicated memory zone, wherein the only one dedicated memory zone must store all of the exchanged data, and

controlling the processor unit to limit any risk of said only one dedicated memory zone containing data that is harmful for security of the integrated circuit card, wherein the limitation of the risk that the only one dedicated zone contains data that is harmful comprises a stage of scrambling the data in the only one dedicated memory zone before transferring data from the outside in order that data received on successive occasions by the card cannot be recombined or used to constitute harmful instructions.

6. The method according to claim 5 , wherein making secure includes a stage of locking access to the only one dedicated memory zone during a processing operation.

7. The method according to claim 6 , wherein making secure includes the stages of evaluating a status of the data in the only one dedicated memory zone before performing a processing operation, and of verifying the integrity of the data after performing the processing operation.

8. The method according to claim 6 , wherein, prior to transmitting data, making secure includes a stage of verifying that the data is contained in the only one dedicated memory zone.

9. An integrated circuit card including a processor unit associated with RAM and with data exchange means for exchanging data with an external device,

wherein the RAM includes only one dedicated memory zone dedicated to exchanged data,

wherein said only one dedicated memory zone is less than an entirety of the RAM and is bounded so that it cannot be extended during operation of the processor unit and it cannot be changed place in the RAM during operation of the processor unit,

wherein only the exchanged data is stored in the only one dedicated memory zone,

wherein the only one dedicated memory zone must store all of the exchanged data, the processor unit being arranged to store any data that is exchanged between the integrated circuit card and the external device in said only one dedicated memory zone, and

wherein the processor unit is arranged to limit any risk of said only one dedicated memory zone containing data that is harmful for security of the integrated circuit card by being programmed to scramble the data in the only one dedicated memory zone before transferring data from the outside in order that data received on successive occasions by the card cannot be recombined or used to constitute harmful instructions.

10. A method of managing RAM of an integrated circuit card having a processor unit associated with the RAM and with data exchange means for exchanging data with an external device, wherein the method comprises:

defining in the RAM only one dedicated memory zone that is dedicated to the exchanged data, the only one dedicated memory zone being less than an entirety of the RAM and being bounded so that it cannot be extended during operation of the processor unit and it cannot be changed place in the RAM during operation of the processor unit,

storing only the exchanged data in the only one dedicated memory zone,

controlling the processor unit to store any data that is exchanged between the integrated circuit card and the external device in said only one dedicated memory zone, wherein the only one dedicated memory zone must store all of the exchanged data, and

controlling the processor unit to limit any risk of said only one dedicated memory zone containing data that is harmful for security of the integrated circuit card, wherein the limitation of the risk that the only one dedicated zone contains data that is harmful comprises a stage of scrambling the data in the only one dedicated memory zone before transferring data from the outside in order that data received on successive occasions by the card cannot be recombined or used to constitute harmful instructions.

Assignments (4)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 26, 2025
From: IDEMIA IDENTITY & SECURITY FRANCE
To: IDEMIA FRANCE
Reel/Frame 070632/0157 →
CHANGE OF NAME Recorded Mar 1, 2023
From: MORPHO
To: IDEMIA IDENTITY & SECURITY FRANCE
Reel/Frame 062895/0357 →
CHANGE OF NAME Recorded Nov 30, 2010
From: SAGEM SECURITE
To: MORPHO
Reel/Frame 025430/0863 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 6, 2010
From: BAILLY, ALEXIS; DECROIX, DAVID; GONCALVES, LOUIS-PHILIPPE; PEPIN, CYRILLE; ROUDIERE, GUILLAUME
To: SAGEM SECURITE
Reel/Frame 024348/0817 →