IP Library Granted Patent US 8,324,874
Granted Patent B2
US 8,324,874 · App. 12/694,594 · Granted Dec 4, 2012

System and method for controlling synchronous switch for a synchronous converter

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,324,874
App. No.
12/694,594
Granted
Dec 4, 2012
Kind
B2
Abstract

An apparatus comprises a synchronous converter for providing a regulated output voltage responsive to an input voltage, a control PWM signal to a control switch of the synchronous converter and a synchronous PWM signal to a synchronous switch of the synchronous converter. A first circuit generates the control PWM signal and the synchronous PWM signal responsive to a PWM control signal. The first circuit limits a maximum duty cycle of the synchronous PWM signal to a predetermined level.

Claims (40)

1. An apparatus, comprising:

a synchronous converter for providing a regulated output voltage responsive to an input voltage, a control PWM signal to a control switch of the synchronous converter and a synchronous PWM signal to a synchronous switch of the synchronous converter; and

a first circuit for generating the control PWM signal and the synchronous PWM signal responsive to a PWM control signal, wherein the first circuit limits a maximum duty cycle of the synchronous PWM signal to a predetermined level, wherein the first circuit further comprises:

a transistor for enabling provision of the synchronous PWM signal at a first logical level when the transistor is in an ON state and for enabling provision of the synchronous PWM signal at a second logical level when the transistor is in an OFF state;

an AC coupling circuit for controlling the ON state and the OFF state of the transistor responsive to the PWM signal; and

a second circuit for generating the synchronous PWM signal at a first logical level that turns off the synchronous switch of the synchronous converter during startup of the synchronous converter to maintain the synchronous converter in a diode mode of operation.

2. The apparatus of claim 1 , wherein upon completion of the startup, the second circuit further controls the synchronous PWM signal to increase the synchronous PWM signal duty cycle from 0 to a steady state value to enable a transition for the diode mode of operation to a synchronous mode of operation responsive to a soft start signal.

3. The apparatus of claim 2 , further including a single ended PWM controller for generating the PWM control signal and the soft start signal.

4. The apparatus of claim 2 , wherein the second circuit further comprises:

a first transistor for enabling provision of the synchronous PWM signal at a first logical level when the transistor is in an ON state and for enabling provision of the synchronous PWM signal at a second logical level when the transistor is in an OFF state;

an AC coupling circuit for controlling the ON state and the OFF state of the first transistor responsive to the PWM signal; and

a second transistor for maintaining the first transistor in the ON state when the second transistor is in an ON state responsive to the soft start signal and for providing control of the first transistor to the AC coupling circuit in an OFF state.

5. The apparatus of claim 1 , wherein a discharge time of the AC coupling circuit controls a length of the ON state of the transistor.

6. The apparatus of claim 5 , wherein the discharge time is controlled responsive to at least one capacitive value and one resistive value in the AC coupling circuit.

7. A circuit for controlling operation of a synchronous converter, comprising:

a first input for receiving a PWM signal;

a second input for receiving a soft start control signal;

a first circuit for generating a control PWM signal and a synchronous PWM signal responsive to the PWM signal, wherein the first circuit limits a maximum duty cycle of the synchronous PWM signal to a predetermined level, wherein the first circuit further comprises:

a transistor for enabling provision of the synchronous PWM signal at a first logical level when the transistor is in an ON state and for enabling provision of the synchronous PWM signal at a second logical level when the transistor is in an OFF state; and

an AC coupling circuit for controlling the ON state and the OFF state of the transistor responsive to the PWM signal; and

a second circuit for generating the synchronous PWM at a first logical level that turns off the synchronous switch of the synchronous converter during startup of the synchronous converter to maintain the synchronous converter in a diode mode of operation.

8. The circuit of claim 7 , wherein upon completion of the startup the second circuit further controls the synchronous PWM signal to increase the synchronous PWM signal duty cycle from 0 to a steady state value to enable a transition for the diode mode of operation to a synchronous mode of operation responsive to a soft start signal.

9. The circuit of claim 8 , wherein the second circuit further comprises:

a first transistor for enabling provision of the synchronous PWM signal at a first logical level when the transistor is in an ON state and for enabling provision of the synchronous PWM signal at a second logical level when the transistor is in an OFF state;

an AC coupling circuit for controlling the ON state and the OFF state of the transistor responsive to the PWM signal; and

a second transistor for maintaining the first transistor in the ON state when the second transistor is in an ON state responsive to the soft start signal and for providing control of the first transistor to the AC coupling circuit in an OFF state.

10. The circuit of claim 7 , further including a single ended PWM controller for generating the PWM signal and the soft start control signal.

11. The circuit of claim 7 , wherein a discharge time of the AC coupling circuit controls a length of the ON state of the transistor.

12. The circuit of claim 11 , wherein the discharge time is controlled responsive to at least one capacitive value and one resistive value in the AC coupling circuit.

13. A method for controlling startup of a synchronous converter, comprising the steps of:

initiating start up of the synchronous converter;

turning off a synchronous switch of the synchronous converter;

starting the synchronous converter in a diode mode of operation;

determining if a start up process of the synchronous converter is completed;

transitioning the synchronous converter from the diode mode of operation to a synchronous mode of operation;

providing a synchronous PWM signal at a first logic level responsive to an ON state of the synchronous switch in the synchronous mode of operation;

providing the synchronous PWM signal at a second logic level responsive to an OFF state of the synchronous switch in the synchronous mode of operation;

controlling the ON state and the OFF state of the synchronous switch in the synchronous mode of operation responsive to the synchronous PWM signal; and

generating the synchronous PWM signal at a first logical level that turns off the synchronous switch of the synchronous converter during startup of the synchronous converter to maintain the synchronous converter in a diode mode of operation.

14. The method of claim 13 wherein the step of transitioning further comprises the step of increasing a duty cycle of the PWM switch from 0 to a steady state value over a predetermined period of time.

Assignments (3)
CHANGE OF NAME Recorded Jun 10, 2014
From: INTERSIL AMERICAS INC.
To: INTERSIL AMERICAS LLC
Reel/Frame 033119/0484 →
SECURITY AGREEMENT Recorded May 5, 2010
From: INTERSIL CORPORATION; TECHWELL, INC.; INTERSIL COMMUNICATIONS, INC.; QUELLAN, INC.; ZILKER LABS, INC.; KENET, INC.; INTERSIL AMERICAS INC.; ELANTEC SEMICONDUCTOR, INC.; D2AUDIO CORPORATION; PLANET ATE, INC.
To: MORGAN STANLEY & CO. INCORPORATED
Reel/Frame 024335/0465 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 9, 2010
From: ZHAN, XIAODONG
To: INTERSIL AMERICAS INC.
Reel/Frame 023917/0803 →