IP Library Granted Patent US 8,345,583
Granted Patent B2
US 8,345,583 · App. 12/704,478 · Granted Jan 1, 2013

Method for enhancing ethernet channel impairment and apparatus using the same

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,345,583
App. No.
12/704,478
Granted
Jan 1, 2013
Kind
B2
Abstract

A method for enhancing Ethernet channel impairment comprises the steps of sending a sequence to a receiver in a slave transceiver by a master transceiver, and training cancellation filter coefficients of an echo canceller and a near-end cross talk canceller in the master transceiver before the receiver of the slave transceiver converges.

Claims (41)

1. An Ethernet channel impairment enhancement apparatus, comprising:

a transmitter with a first channel and other channels;

a receiver;

an adder configured to couple the receiver;

an echo canceller configured to couple between the first channel of the transmitter and the adder and having an echo cancellation filter coefficient;

a near-end cross talk canceller configured to couple between the other channels of the transmitter and the adder and having a near-end cross talk cancellation filter coefficient;

an analog to digital converter configured to output a signal to the adder according to a clock signal; and

a clock generating unit configured to selectively output a timing recovery signal or a phase increment signal as the clock signal;

wherein the clock generating unit further comprising:

a clock phase controller configured to generate the phase increment signal according to a continuous incremental phase sequence;

a timing recovery circuit configured to generate the timing recovery signal; and

a multiplexor configured to selectively switch between the timing recovery signal and the phase increment signal so as to adjust the predetermined phase of the clock signal, wherein the multiplexor outputs the phase increment signal before the receiver receives data from another transmitter, and outputs the timing recovery signal after the receiver receives the data from the another transmitter; and

wherein the clock signal has a predetermined phase.

2. The Ethernet channel impairment enhancement apparatus of claim 1 , further comprising a memory and a write/read unit, wherein the write/read unit writes the echo cancellation filter coefficient of the echo canceller and the near-end cross talk cancellation filter coefficient of the near-end cross talk canceller into the memory according to the phase increment signal of the clock phase controller.

3. The Ethernet channel impairment enhancement apparatus of claim 2 , wherein the write/read unit reads a phase of the echo cancellation filter coefficient of the echo canceller and the near-end cross talk cancellation filter coefficient of the near-end cross talk canceller in the memory closest to the adjusted phase of the clock signal according to the timing recovery signal of the timing recovery circuit.

4. The Ethernet channel impairment enhancement apparatus of claim 1 , wherein the continuous incremental phase sequence is obtained by using an integer to divide the predetermined phase of the clock signal.

5. The Ethernet channel impairment enhancement apparatus of claim 1 , further comprising an interpolation operational apparatus to calculate a phase of the echo cancellation filter coefficient of the echo canceller and the near-end cross talk cancellation filter coefficient of the near-end cross talk canceller which are not contained within the continuous incremental phase sequence.

6. A method for enhancing Ethernet channel impairment, comprising:

sending a sequence from a master transceiver to a receiver of a slave transceiver; and

training cancellation filter coefficients of an echo canceller and a near-end cross talk canceller in the master transceiver before the receiver of the slave transceiver converges;

wherein the training step further comprises:

dividing phase of a clock signal into several pre-determined levels by using an integer so as to obtain a continuous incremental phase sequence;

controlling a next phase of the clock signal according to the continuous incremental phase sequence so as to train the cancellation filter coefficients of the echo canceller and near-end cross talk canceller in the master transceiver; and

storing the cancellation filter coefficients.

7. The method of claim 6 , wherein the integer is 1 or greater than 1.

8. The method of claim 6 , further comprising an interpolation operational apparatus to calculate the phase of the cancellation filter coefficient of the echo canceller and the near-end cross talk canceller which are not contained within the continuous incremental phase sequence.

9. The method of claim 6 , further comprising:

adjusting the predetermined phase of the clock signal to an optimized sampling phase in a fixed period of time when data enter a receiver of the master transceiver;

selecting a phase closest to the optimized sampling phase within the continuous incremental phase sequence as an initial phase in the fixed period of time; and

proceeding a convergence operation according to the stored cancellation filter coefficients of the echo canceller and near-end cross talk cancellers of the initial phase.

10. An Ethernet channel impairment enhancement apparatus which trains an echo cancellation filter coefficient of an echo canceller and a near-end cross talk cancellation filter coefficient of a near-end cross talk canceller in a transceiver in advance, the transceiver comprising a receiver and an analog to digital converter operated according to a clock signal, the clock signal having a predetermined phase, and the Ethernet channel impairment enhancement apparatus comprising:

a clock phase controller configured to generate a phase increment signal according to a continuous incremental phase sequence;

a timing recovery circuit configured to generate a timing recovery signal;

a multiplexor configured to selectively switch between the timing recovery signal and the phase increment signal so as to adjust the predetermined phase of the clock signal;

a memory configured to receive signals outputted from the multiplexor; and

a write/read unit configured to control write and read operations of the memory;

wherein the multiplexor outputs the phase increment signal before the receiver receives data from another transmitter, and the multiplexor outputs the timing recovery signal after the receiver receives the data from the another transmitter.

11. The Ethernet channel impairment enhancement apparatus of claim 10 , wherein the write/read unit writes the echo cancellation filter coefficient of the echo canceller and the near-end cross talk cancellation filter coefficient of the near-end cross talk canceller into the memory according to the phase increment signal of the clock phase controller.

12. The Ethernet channel impairment enhancement apparatus of claim 11 , wherein the write/read unit reads a phase of the echo cancellation filter coefficient of the echo canceller and the near-end cross talk cancellation filter coefficient of the near-end cross talk canceller in the memory closest to the adjusted phase of the clock signal according to the timing recovery signal of the timing recovery circuit.

13. The Ethernet channel impairment enhancement apparatus of claim 10 , further comprising an interpolation operational apparatus to calculate the phase of the echo cancellation filter coefficient of the echo canceller and the near-end cross talk cancellation filter coefficient of the near-end cross talk canceller which are not contained within the continuous incremental phase sequence.

14. The Ethernet channel impairment enhancement apparatus of claim 10 , wherein the continuous incremental phase sequence is obtained by using an integer to divide the predetermined phase of the clock signal.

Assignments (2)
MERGER Recorded Aug 27, 2014
From: RALINK TECHNOLOGY CORPORATION
To: MEDIATEK INC.
Reel/Frame 033645/0819 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 11, 2010
From: LIN, GUAN HENRY; HOU, WEN SHENG; YANG, KAI TAING
To: RALINK TECHNOLOGY CORPORATION
Reel/Frame 023927/0624 →