IP Library Granted Patent US 8,344,710
Granted Patent B2
US 8,344,710 · App. 12/704,857 · Granted Jan 1, 2013

Voltage and current regulation method for a two-stage DC-DC converter circuit

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,344,710
App. No.
12/704,857
Granted
Jan 1, 2013
Kind
B2
Abstract

A control methodology for a two-stage PWM DC-DC conversion system, with transformer-isolation, in which the converter circuit input voltage is compared to a set voltage calibrated as a function of the desired output voltage and the maximum voltage conversion ratio provided by the second-stage converter. When the input voltage is above the set voltage, the second-stage converter is controlled to provide both output voltage regulation during normal operation and output current limiting during over-current conditions. However, when the input voltage is below the set voltage, the first-stage converter is controlled to provide output voltage regulation with minor output current limiting, and the second-stage converter is controlled to provide extended output current limiting independent of the input voltage.

Claims (14)

1. A method of operation for a DC-DC converter configured to supply power from a voltage source to an electrical load, the DC-DC converter including a first-stage boost converter coupled to the voltage source and a transformer-isolated second-stage buck converter coupled between an output of the first-stage boost converter and the electrical load, the method comprising the steps of:

starting the DC-DC converter according to a prescribed sequence;

determining a set voltage based on a prescribed output voltage and a maximum voltage conversion ratio of the second-stage buck converter;

sampling the source voltage and comparing it to the set voltage;

so long as the source voltage is above the set voltage, controlling the second-stage buck converter to provide both output voltage regulation under normal conditions and output current regulation under over-current conditions; and

so long as the input voltage is below the set voltage, controlling the first-stage boost converter to provide output voltage regulation under normal conditions and limited output current regulation under over-current conditions, and controlling the second-stage buck converter to provide extended output current regulation independent of the input voltage under over-current conditions.

2. The method of operation of claim 1 , where:

the set voltage is an expected voltage at the output of the first-stage boost converter when the output voltage is equal to the desired output voltage and the second-stage buck converter is operated at a prescribed maximum duty-cycle.

3. The method of operation of claim 1 , where the first-stage boost converter and the second-stage buck converter are controlled according to PWM duty-cycle commands, and the step of starting the DC-DC converter includes the steps of:

initializing the duty-cycle commands of the first-stage boost converter and the second-stage buck converter to 0%;

ramping-up the duty-cycle of the second-stage buck converter until it reaches a prescribed maximum duty cycle, or the output voltage reaches the prescribed output voltage, whichever occurs first; and

if the duty-cycle of the second-stage buck converter reaches the prescribed maximum duty cycle, ramping-up the duty-cycle of the first-stage boost converter until the output voltage reaches the prescribed output voltage.

4. The method of operation of claim 3 , including the step of:

terminating the ramping-up of the duty-cycle of the first-stage boost converter if its duty cycle reaches a maximum allowable duty-cycle.

Assignments (3)
CHANGE OF NAME Recorded Sep 18, 2024
From: DELPHI TECHNOLOGIES IP LIMITED
To: BORGWARNER US TECHNOLOGIES LLC
Reel/Frame 068985/0968 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 23, 2018
From: DELPHI TECHNOLOGIES, INC.
To: DELPHI TECHNOLOGIES IP LIMITED
Reel/Frame 045127/0546 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 12, 2010
From: SRIRAM, TILLASTHANAM V.; REIS, ALEXANDRE M.S.; ZHOU, HUA
To: DELPHI TECHNOLOGIES, INC.
Reel/Frame 023931/0750 →