IP Library Granted Patent US 8,462,098
Granted Patent B2
US 8,462,098 · App. 12/705,235 · Granted Jun 11, 2013

Electro-optical device, shift register circuit, and semiconductor device

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,462,098
App. No.
12/705,235
Granted
Jun 11, 2013
Kind
B2
Abstract

An electro-optical device is configured to be capable of using a region of a gate line drive circuit efficiently and preventing rising speed of a gate line selection signal from decreasing (rising delay), and a shift register circuit is composed of a single conductivity type transistor which is suitable for the device. The gate line drive circuit including an odd driver to drive odd rows of a plurality of gate lines, and an even driver to drive even rows thereof. Each unit shift register in the odd and even drivers receives a selection signal in the second previous row and activates its own selection signal two horizontal periods later. A start pulse of the even driver is delayed in phase by one horizontal period with respect to a start pulse of the odd driver.

Claims (48)

1. An electro-optical device comprising a scanning line drive circuit having:

a plurality of scanning lines;

a plurality of signal lines intersecting with said plurality of scanning lines;

a plurality of pixels formed in the vicinity of cross points between said plurality of scanning lines and said plurality of signal lines;

an odd driver including a plurality of cascaded unit shift registers to drive odd lines of said plurality of scanning lines; and

an even driver including a plurality of cascaded unit shift registers to drive even lines of said plurality of scanning lines, wherein

said odd and even drivers are formed on the same substrate as said plurality of pixels and said plurality of scanning lines so as to sandwich said pixels,

each of the unit shift registers of the odd and even drivers includes a first input terminal receiving an output signal of the unit shift register positioned in the second previous line and operates so as to activate its own output signal delayed by a scanning period for two lines from an active period of the signal received by said first input terminal, and

a phase of the output signal of the odd driver is different from a phase of the output signal of the even driver by a scanning period for one line.

2. The electro-optical device according to claim 1 , wherein

each of the unit shift registers of the odd and even drivers comprises:

an output terminal outputting an output signal;

a second input terminal receiving a first clock signal delayed in phase by a scanning period for one line with respect to the output signal of said unit shift register positioned in the second previous line;

a clock terminal receiving a second clock signal delayed in phase by the scanning period for one line from said first clock signal;

a first transistor supplying said second clock signal to said output terminal;

a second transistor supplying a power supply potential to a first node connected to a control electrode of said first transistor;

a charging circuit charging a second node connected to a control electrode of said second transistor, based on the signal received by said first input terminal; and

a boosting circuit boosting said second node based on said first clock signal.

3. The electro-optical device according to claim 2 , wherein

said charging circuit is a third transistor having a control electrode connected to said first input terminal and charging said second node, and

said boosting circuit is a MOS (Metal Oxide Semiconductor) capacitor element capacitively coupling said second node with said second input terminal.

4. The electro-optical device according to claim 3 , wherein

said MOS capacitor element is composed of a MOS transistor, the MOS transistor having a gate functioning as one terminal of the MOS capacitor element and at least one current electrode functioning as the other terminal of the MOS capacitor element.

5. The electro-optical device according to claim 4 , wherein

a gate length of said MOS transistor is longer than a gate width thereof.

6. The electro-optical device according to claim 4 , wherein

said MOS transistor has current electrodes having different widths, and the current electrode having a narrower width is used as the other terminal of said MOS capacitor element.

7. The electro-optical device according to claim 6 , wherein

the current electrode of the MOS transistor having a longer width is supplied with a constant voltage when the gate of the MOS transistor is at an inactive level, and is made to be a floating state when the gate of the MOS transistor is at an active level.

8. The electro-optical device according to claim 1 , wherein each of the unit shift registers of the odd and even drivers comprises:

an output terminal outputting an output signal;

a second input terminal receiving a first clock signal delayed in phase by a scanning period for one line with respect to the output signal of the unit shift register positioned in the second previous line;

a clock terminal receiving a second clock signal delayed in phase by the scanning period for one line from said first clock signal;

a first transistor supplying said second clock signal to said output terminal;

a second transistor supplying said first clock signal to a first node connected to a control electrode of said first transistor; and

a boosting unit boosting a second node connected to a control electrode of said second transistor to a voltage higher than an amplitude of said first clock signal when said first clock signal is activated following the activation of the signal received by said first input terminal.

9. The electro-optical device according to claim 8 , wherein

said boosting unit comprises a charging/discharging circuit charging said second node after the signal received by said first input terminal is activated and before said first clock signal is activated, and then discharging said second node before said first clock signal is inactivated.

10. The electro-optical device according to claim 5 , wherein

said charging/discharging circuit comprises a third transistor having a control electrode supplied with a power supply potential, and one current electrode connected to said second node.

11. The electro-optical device according to claim 10 , wherein

the other current electrode of the third transistor is charged in response to activation of the signal received by said first input terminal and discharged in response to the charging of the first node.

12. The electro-optical device according to claim 1 , wherein

said odd driver and said even driver are supplied with clock signals through wirings having roughly the same length.

13. The electro-optical device according to claim 1 , wherein

said scanning line drives a pixel of a display element.

14. The electro-optical device according to claim 1 , wherein

said scanning line drives a pixel of an imaging element.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 7, 2023
From: MITSUBISHI ELECTRIC CORPORATION
To: TRIVALE TECHNOLOGIES, LLC
Reel/Frame 062668/0461 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 12, 2010
From: TOBITA, YOUICHI
To: MITSUBISHI ELECTRIC CORPORATION
Reel/Frame 023933/0403 →