IP Library Granted Patent US 8,890,165
Granted Patent B2
US 8,890,165 · App. 12/714,154 · Granted Nov 18, 2014

Method of forming polycrystalline silicon layer, thin film transistor, organic light emitting diode display device having the same, and methods of fabricating the same

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,890,165
App. No.
12/714,154
Granted
Nov 18, 2014
Kind
B2
Abstract

A method of forming a polycrystalline silicon layer, a thin film transistor (TFT), an organic light emitting diode (OLED) display device having the same, and methods of fabricating the same. The method of forming a polycrystalline silicon layer includes providing a substrate, forming a buffer layer on the substrate, forming an amorphous silicon layer on the buffer layer, forming a groove in the amorphous silicon layer, forming a capping layer on the amorphous silicon layer, forming a metal catalyst layer on the capping layer, and annealing the substrate and crystallizing the amorphous silicon layer into a polycrystalline silicon layer.

Claims (32)

1. A thin film transistor (TFT), comprising:

a substrate;

a buffer layer disposed on the substrate;

a semiconductor layer disposed on the buffer layer and comprising a channel region and grooves formed in a linear pattern on an upper surface of the semiconductor layer;

a gate insulating layer disposed on the semiconductor layer;

a gate electrode corresponding to the semiconductor layer; and

a source electrode and a drain electrode insulated from the gate electrode and connected to the semiconductor layer,

wherein:

a metal silicide is disposed in a seed region under the grooves;

an interval between the grooves is set so as to control a crystal grain size of a polycrystalline layer patterned to form the semiconductor layer; and

the grooves are disposed in a region of the semiconductor layer except the channel region.

2. The TFT according to claim 1 , wherein the metal silicide is continuously disposed along the groove.

3. The TFT according to claim 1 , wherein the metal silicide is formed of a material selected from the group consisting of Nickel (Ni), Palladium (Pd), Silver (Ag), Gold (Au), Aluminum (Al), Tin (Sn), Antimony (Sb), Copper (Cu), Titanium (Ti), and Cadmium (Cd).

4. The TFT according to claim 1 , wherein the grooves are formed perpendicular to a current flow of the semiconductor layer.

5. An organic light emitting diode (OLED) display device, comprising:

a substrate;

a buffer layer disposed on the substrate;

a semiconductor layer disposed on the buffer layer and comprising a channel region and grooves formed in a linear pattern on an upper surface of the semiconductor layer;

a gate insulating layer disposed on the semiconductor layer;

a gate electrode corresponding to the semiconductor layer;

a source electrode and a drain electrode insulated from the gate electrode and connected to the semiconductor layer;

an insulating layer disposed on the substrate;

a first electrode electrically connected to one of the source electrode and the drain electrode;

an organic layer disposed on the first electrode; and

a second electrode disposed on the organic layer,

wherein:

a metal silicide is disposed in a seed region under the grooves;

an interval between the grooves is set so as to control a crystal grain size of a polycrystalline layer patterned to form the semiconductor layer; and

the grooves are disposed in a region of the semiconductor layer except the channel region.

6. The device according to claim 5 , wherein the metal silicide is continuously disposed along the groove.

7. The device according to claim 5 , wherein the metal silicide is formed of a material selected from the group consisting of Nickel (Ni), Palladium (Pd), Silver (Ag), Gold (Au), Aluminum (Al), Tin (Sn), Antimony (Sb), Copper (Cu), Titanium (Ti), and Cadmium (Cd).

8. The device according to claim 5 , wherein the grooves are formed perpendicular to current flow of the semiconductor layer.

Assignments (3)
MERGER Recorded Aug 29, 2012
From: SAMSUNG MOBILE DISPLAY CO., LTD.
To: SAMSUNG DISPLAY CO., LTD.
Reel/Frame 028868/0553 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 3, 2010
From: LISACHENKO, MAXIM
To: SAMSUNG MOBILE DISPLAY CO., LTD.
Reel/Frame 024482/0991 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 1, 2010
From: LEE, DONG-HYUN; LEE, KI-YONG; SEO, JIN-WOOK; YANG, TAE-HOON; PARK, BYOUNG-KEON; LEE, KIL-WON; JUNG, JAE-WAN
To: SAMSUNG MOBILE DISPLAY CO., LTD.
Reel/Frame 024009/0620 →