IP Library Granted Patent US 8,324,727
Granted Patent B2
US 8,324,727 · App. 12/720,110 · Granted Dec 4, 2012

Low profile discrete electronic components and applications of same

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,324,727
App. No.
12/720,110
Granted
Dec 4, 2012
Kind
B2
Abstract

Disclosed are low profile discrete electronic component structures that are suitable for placement and use in a vertical interconnection mode either within an electronic interconnection substrate, between interconnection substrate and electronic component or within an IC package.

Claims (26)

1. An electrostatic discharge protective device (ESD) comprising:

a first conductive contact, on an upper external surface of the device that is exposed for direct contact with an ESD source, having an upward facing planar surface;

a second conductive contact, on a lower external surface of the device, opposite the upper external surface, that is exposed for direct contact with the ESD source, having a downward facing planar surface substantially parallel to the upward facing planar surface;

an insulating layer disposed between the first and second conductive contacts, the insulating layer having an opening therein; and

a voltage switchable dielectric layer disposed within the opening and in direct physical contact with the first and second conductive contacts to provide electrostatic discharge protection by operatively switching from a relatively non-conductive state to a relatively conductive state in response to contact of the ESD source with the first or second contacts.

2. The electrostatic discharge protective device of claim 1 , wherein the downward facing surface is in a different plane than the upward facing surface.

3. The electrostatic discharge protective device of claim 2 , wherein at least a section of the downward facing planar surface is vertically aligned beneath a section of the upward facing planar surface, such that a line perpendicular to the upward facing planar surface passes through a first point on the upward facing planar surface and a second point on the downward facing planar surface.

4. The electrostatic discharge protective device of claim 1 , wherein the voltage switchable dielectric layer comprises air.

5. The electrostatic discharge protective device of claim 1 , wherein a switching voltage of the voltage switchable dielectric layer is between 2 kilovolts and 20 volts.

6. The electrostatic discharge protective device of claim 1 wherein a switching voltage of the voltage switchable dielectric layer is less than 20 volts.

7. The electrostatic discharge protective device of claim 1 wherein an activation time of the voltage switchable dielectric layer is less than 150 nanoseconds.

8. An electrical assembly comprising:

a printed circuit board with a metal layer having a signal trace;

an electrostatic discharge protective device comprising

i) a first conductive contact, on an upper external surface of the printed circuit board that is exposed for direct contact with an ESD source, having a first surface conductively coupled with the signal trace,

ii) a second conductive contact, on a lower external surface of the printed circuit board, opposite the upper external surface, that is exposed for direct contact with the ESD source, having a second surface substantially parallel to the first surface,

iii) an insulating layer disposed between the first and second conductive contacts, the insulating layer having an opening therein, and

iv) a voltage switchable dielectric layer disposed within the opening and in direct physical contact with the first and second conductive contacts to provide electrostatic discharge protection by operatively switching from a relatively non-conductive state to a relatively conductive state in response to contact of the ESD source with the first or second contacts.

9. The electrical assembly of claim 8 , the printed circuit board further comprising first and second external surfaces, wherein the signal trace is disposed on an interior layer between the first external and second external surfaces.

10. The electrical assembly of claim 8 , wherein the second surface is in a different plane than the first surface.

11. The electrical assembly of claim 10 , wherein at least a section of the second surface is vertically aligned beneath a section of the first surface, such that a line perpendicular to the first surface passes through a first point one the first surface and a second point on the second surface.

12. The electrical assembly of claim 8 , wherein the voltage switchable dielectric layer comprises air.

13. The electrical assembly of claim 8 , wherein a switching voltage of the voltage switchable dielectric layer is between 2 kilovolts and 20 volts.

14. The electrical assembly of claim 8 , wherein a switching voltage of the voltage switchable dielectric layer is less than 20 volts.

15. The electrical assembly of claim 8 wherein an activation time of the voltage switchable dielectric layer is less than 150 nanoseconds.

16. The electrical assembly of claim 9 , further comprising a device package with a package terminal conductively coupled with the second conductive contact of the electrostatic discharge protective device.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 7, 2010
From: TECHNOLOGY PROPERTIES LIMITED
To: SAMSUNG ELECTRONICS CO., LTD.
Reel/Frame 025105/0596 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 7, 2010
From: INTERCONNECT PORTFOLIO, LLC; INTELLASYS BEC LIMITED; TECHNOLOGY PROPERTIES LIMITED
To: SAMSUNG ELECTRONICS CO., LTD.
Reel/Frame 025105/0634 →