IP Library Granted Patent US 8,334,729
Granted Patent B1
US 8,334,729 · App. 12/727,530 · Granted Dec 18, 2012

Elimination of hot switching in MEMS based impedance matching circuits

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,334,729
App. No.
12/727,530
Granted
Dec 18, 2012
Kind
B1
Abstract

An antenna tuner has a plurality of switch-capacitor branches made up of a micro-electromechanical systems (MEMS) switch in series with a capacitor such that a branch node is formed between the MEMS switch and the capacitor. A plurality of electronic switches is included wherein the branch node of each of the plurality of switch-capacitor branches is coupled to at least one other branch node of the plurality of switch-capacitor branches with a corresponding one of the plurality of electronic switches. A hot switching sequencing method uses a closed one of the plurality MEMS switch along with one or more of the plurality of electronic switches to reduce the voltage potential across another one of the plurality of MEMS switches that is about to undergo a change of state such as from open to closed or vice versa.

Claims (27)

1. An impedance matching circuit comprising:

a first signal node;

a first plurality of switch-capacitor branches that are in parallel with one another and coupled to the first signal node, wherein each of the first plurality of switch-capacitor branches comprises a micro-electromechanical systems (MEMS) switch in series with a capacitor such that a branch node is formed between the MEMS switch and the capacitor; and

a first plurality of electronic switches wherein the branch node of each of the first plurality of switch-capacitor branches is coupled to at least one other branch node of the first plurality of switch-capacitor branches with a corresponding one of the first plurality of electronic switches.

2. The impedance matching circuit of claim 1 further including a control system adapted to:

selectively actuate and deactuate the MEMS switches of the first plurality of switch-capacitor branches to selectively connect and disconnect the respective capacitor of each of the first plurality of switch-capacitor branches to the first signal node; and

selectively activate the first plurality of electronic switches to reduce a potential difference between the first signal node and the branch node of the MEMS switches of the first plurality of switch-capacitor branches to be actuated or deactuated.

3. The impedance matching circuit of claim 1 further comprising:

a second signal node;

a second plurality of switch-capacitor branches that are in parallel with one another and coupled to the second signal node, wherein each of the second plurality of switch-capacitor branches comprises a MEMS switch in series with a capacitor such that a branch node is formed between the MEMS switch and the capacitor;

a second plurality of electronic switches wherein the branch node of each of the second plurality of switch-capacitor branches is coupled to at least one other branch node of the second plurality of switch-capacitor branches with a corresponding one of the second plurality of electronic switches; and

an inductor having a first terminal coupled to the first signal node and a second terminal coupled to the second signal node.

4. The impedance matching circuit of claim 3 further including a control system adapted to:

selectively actuate and deactuate the MEMS switches of the first plurality of switch-capacitor branches to selectively connect and disconnect the respective capacitor of each of the first plurality of switch-capacitor branches to the first signal node;

selectively actuate and deactuate the MEMS switches of the second plurality of switch-capacitor branches to selectively connect and disconnect the respective capacitor of each of the second plurality of switch-capacitor branches to the second signal node;

selectively activate the first plurality of electronic switches to reduce the potential difference between the first signal node and the branch node of the MEMS switches of the first plurality of switch-capacitor branches to be actuated or deactuated; and

selectively activate the second plurality of electronic switches to reduce the potential difference between the second signal node and the branch node of the MEMS switches of the second plurality of switch-capacitor branches to be actuated or deactuated.

5. The impedance matching circuit of claim 4 further including an RF signal source coupled to the first signal node.

6. The impedance matching circuit of claim 4 wherein the MEMS switches are contact switches.

7. The impedance matching circuit of claim 4 further including an antenna coupled to the second signal node.

8. The impedance matching circuit of claim 7 wherein the antenna is coupled to an external RF blocker that is a source of hot switching RF signals.

9. The impedance matching circuit of claim 4 further including an RF signal source coupled to the first signal node and antenna coupled to the second signal node.

10. The impedance matching circuit of claim 9 wherein the antenna is tunable to the RF signal source.

11. The impedance matching circuit of claim 4 wherein the first plurality of electronic switches and the second plurality of electronic switches are field effect transistors (FETs).

12. The impedance matching circuit of claim 11 wherein a footprint area of each of the FETs ranges from 0.02 mm 2 to 0.29 mm 2 .

13. The impedance matching circuit of claim 11 wherein the FETs, capacitors and MEMS switches are integrated into a device.

14. The impedance matching circuit of claim 13 wherein the FETs are formed in a device layer of a substrate, the capacitors are formed in a metallization layer of the substrate and the MEMS switches are formed on the substrate.

Assignments (4)
MERGER Recorded Jun 16, 2016
From: RF MICRO DEVICES, INC.
To: QORVO US, INC.
Reel/Frame 039196/0941 →
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS (RECORDED 3/19/13 AT REEL/FRAME 030045/0831) Recorded Mar 30, 2015
From: BANK OF AMERICA, N.A., AS ADMINISTRATIVE AGENT
To: RF MICRO DEVICES, INC.
Reel/Frame 035334/0363 →
NOTICE OF GRANT OF SECURITY INTEREST IN PATENTS Recorded Mar 19, 2013
From: RF MICRO DEVICES, INC.
To: BANK OF AMERICA, N.A., AS ADMINISTRATIVE AGENT
Reel/Frame 030045/0831 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 19, 2010
From: KHLAT, NADIM
To: RF MICRO DEVICES, INC.
Reel/Frame 024108/0463 →