IP Library Granted Patent US 8,305,267
Granted Patent B2
US 8,305,267 · App. 12/732,665 · Granted Nov 6, 2012

Method and system for stabilizing a GNSS clock by reducing interference

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,305,267
App. No.
12/732,665
Granted
Nov 6, 2012
Kind
B2
Abstract

Methods and systems for stabilizing a GNSS clock by reducing interference are disclosed and may include stabilizing a frequency of a temperature compensated crystal oscillator (TCXO) on a chip in a GNSS device. A clock signal may be generated for the device by temporarily configuring circuitry adjacent to the TCXO at a constant power level. Temperature and electromagnetic interference of the TCXO may be stabilized by the constant power level of the adjacent circuitry, which may be on the chip or external to the chip. The frequency of the TCXO may be stabilized by temporarily disabling the adjacent circuitry. A GNSS clock signal may be stabilized by the configuring of the constant power level while a GNSS location may be calibrated. A GNSS location of a fixed wireless device, such as a wireless access point, may be calibrated utilizing the configured constant power level and shared with other wireless devices.

Claims (41)

1. A method for communication in a global navigation satellite system (GNSS) device having a temperature compensated crystal oscillator (TCXO) on an integrated circuit, comprising:

stabilizing an oscillation frequency of said TCXO, which is operable to generate a clock signal for said GNSS device, wherein said stabilizing comprises:

temporarily configuring at least a portion of one or more processors or circuits that are adjacent to said TCXO to operate at a constant power level.

2. The method according to claim 1 , wherein said step of stabilizing said oscillation frequency comprises:

stabilizing a temperature of said TCXO by said configuring said at least said portion of said one or more processors or circuits to operate at said constant power level.

3. The method according to claim 1 , further comprising:

configuring said at least said portion of said one or more processors or circuits to operate at said constant power level to reduce electromagnetic interference in said TCXO.

4. The method according to claim 1 , wherein said step of temporarily configuring said at least said portion of said one or more processors or circuits comprises:

temporarily configuring said at least said portion of said one or more processors or circuits to operate at said constant power level, said at least said portion of said one or more processors or circuits being on said integrated circuit.

5. The method according to claim 1 , wherein said step of temporarily configuring said at least said portion of said one or more processors or circuits comprises:

temporarily configuring said at least said portion of said one or more processors or circuits to operate at said constant power level, said at least said portion of said one or more processors or circuits being external to said integrated circuit.

6. The method according to claim 1 , wherein said step of stabilizing said oscillation frequency comprises:

temporarily disabling said at least said portion of said one or more processors or circuits to stabilize said oscillation frequency.

7. The method according to claim 1 , further comprising:

configuring said at least said portion of said one or more processors or circuits to operate at said constant power level to stabilize said clock signal.

8. The method according to claim 7 , further comprising:

configuring said at least said portion of said one or more processors or circuits to calibrate a GNSS location while said clock signal is stabilized.

9. The method according to claim 1 , further comprising:

calibrating a GNSS location of a fixed wireless device while said at least said portion of said one or more processors or circuits are configured to operate at said constant power level; and

sharing said GNSS location with other wireless devices that communicate with said fixed wireless device.

10. The method according to claim 9 , wherein said step of calibrating said GNSS location comprises:

calibrating said GNSS location of a wireless access point.

11. The method according to claim 1 , wherein said step of temporarily configuring comprises:

temporarily configuring said at least said portion of said one or more processors or circuits to operate at a maximum power level.

12. An integrated circuit for use in a global navigation satellite system (GNSS) device, comprising:

a temperature compensated crystal oscillator (TCXO) configured to generate a clock signal for said GNSS device; and

one or more processors or circuits that are adjacent to said TCXO, at least a portion of said one or more processors or circuits being temporarily configurable to operate at a constant power level to stabilize an oscillation frequency of said TCXO.

13. The integrated circuit according to claim 12 , wherein said at least said portion of said one or more processors or circuits are temporarily configurable to operate at said constant power to stabilize a temperature of said TCXO.

14. The integrated circuit according to claim 12 , wherein said at least said portion of said one or more processors or circuits are temporarily configurable to reduce electromagnetic interference in said TCXO by operating at said constant power.

15. The integrated circuit according to claim 12 , wherein said at least said portion of said one or more processors or circuits are on said integrated circuit.

16. The integrated circuit according to claim 12 , wherein said at least said portion of said one or more processors or circuits are external to said integrated circuit.

17. The integrated circuit according to claim 12 , wherein said at least said portion of said one or more processors or circuits are further configured to be temporarily disabled to stabilize said oscillation frequency.

18. The integrated circuit according to claim 12 , wherein said at least said portion of said one or more processors or circuits are further configured to operate at said constant power to stabilize said clock signal.

19. The integrated circuit according to claim 18 , wherein said at least said portion of said one or more processors or circuits are configured to calibrate a GNSS location while operating at said constant power level.

20. The integrated circuit according to claim 12 , wherein said at least said portion of said one or more processors or circuits are configured:

to calibrate a GNSS location of a fixed wireless device while operating at said constant power level and

to share said GNSS location with other wireless devices that communicate with said fixed wireless device.

21. The integrated circuit according to claim 20 , wherein said fixed wireless device comprises:

a wireless access point.

22. The integrated circuit according to claim 12 , wherein said constant power level comprises:

a maximum power level.

Assignments (6)
CORRECTIVE ASSIGNMENT TO CORRECT THE EFFECTIVE DATE OF MERGER TO 09/05/2018 PREVIOUSLY RECORDED AT REEL: 047230 FRAME: 0133. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER. Recorded Oct 29, 2018
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 047630/0456 →
MERGER Recorded Oct 4, 2018
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 047230/0133 →
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS Recorded Feb 3, 2017
From: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
To: BROADCOM CORPORATION
Reel/Frame 041712/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 1, 2017
From: BROADCOM CORPORATION
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 041706/0001 →
PATENT SECURITY AGREEMENT Recorded Feb 11, 2016
From: BROADCOM CORPORATION
To: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
Reel/Frame 037806/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 16, 2010
From: LUNDGREN, DAVID; ABRAHAM, CHARLES; BUER, MARK; GARRETT, DAVID; KARAOGUZ, JEYHAN; MURRAY, DAVE
To: BROADCOM CORPORATION
Reel/Frame 024245/0310 →