IP Library Granted Patent US 8,645,444
Granted Patent B2
US 8,645,444 · App. 12/745,726 · Granted Feb 4, 2014

IIR filter for reducing the complexity of multiplying elements

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,645,444
App. No.
12/745,726
Granted
Feb 4, 2014
Kind
B2
Abstract

An infinite impulse response (IIR) filter is provided for receiving an input signal and outputting a filtered signal. The filter comprises feedback circuitry for feeding back said filtered signal, the feedback circuitry comprising a first delay element for delaying said filtered signal; and a sub-unit, for receiving said delayed filtered signal, for outputting a summed signal which is the difference between said delayed filtered signal and a further-delayed filtered signal, and for outputting a multiplied signal which is an inverted further-delayed filtered signal multiplied by a first filter coefficient. At least said input signal, said delayed filtered signal, said multiplied signal, and said summed signal are employed to generate said filtered signal.

Claims (20)

1. An infinite impulse response (IIR) filter for receiving an input signal and outputting a filtered signal, said IIR filter comprising:

feedback circuitry for feeding back said filtered signal, said feedback circuitry comprising:

a first delay element for delaying said filtered signal; and

a sub-unit, for receiving said delayed filtered signal, for outputting a summed signal which is the difference between said delayed filtered signal and a further-delayed filtered signal generated by a second delay element, and for outputting a multiplied signal which is an inverted further-delayed filtered signal multiplied by a first filter coefficient;

wherein at least said input signal, said delayed filtered signal, said multiplied signal, and said summed signal are employed to generate said filtered signal.

2. An IIR filter as claimed in claim 1 , wherein said feedback circuitry further comprises a second sub-unit, said second sub-unit being substantially similar to said first sub-unit.

3. An IIR filter as claimed in claim 2 , wherein said first sub-unit and said second sub-unit are coupled in series with each other.

4. An IIR filter as claimed in claim 2 , wherein said first sub-unit and said second sub-unit are coupled in parallel with each other.

5. An infinite impulse response (IIR) filter for receiving an input signal and outputting a filtered signal, said IIR filter comprising:

feedback circuitry for feeding back said filtered signal, said feedback circuitry comprising:

a first delay element for delaying said filtered signal; and

a sub-unit, comprising:

a second delay element for delaying said delayed filtered signal, generating a further-delayed filtered signal;

an inverter for inverting said further-delayed filtered signal;

a first adder for adding said delayed filtered signal and said inverted further-delayed filtered signal and generating a summed signal; and

a multiplier for multiplying said inverted further-delayed filtered signal by a first filter coefficient;

wherein at least said input signal, said delayed filtered signal, said inverted further-delayed filtered signal multiplied by said first filter coefficient, and said summed signal are employed to generate said filtered signal.

6. An IIR filter as claimed in claim 5 , wherein said feedback circuitry further comprises a second sub-unit, said second sub-unit being substantially similar to said first sub-unit.

7. An IIR filter as claimed in claim 6 , wherein said first sub-unit and said second sub-unit are coupled in series with each other.

8. An IIR filter as claimed in claim 6 , wherein said first sub-unit and said second sub-unit are coupled in parallel with each other.

Assignments (5)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 15, 2015
From: CIRRUS LOGIC INTERNATIONAL SEMICONDUCTOR LTD.
To: CIRRUS LOGIC INC.
Reel/Frame 035909/0190 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 2, 2015
From: CIRRUS LOGIC INTERNATIONAL (UK) LTD.
To: CIRRUS LOGIC INTERNATIONAL SEMICONDUCTOR LTD.
Reel/Frame 035806/0389 →
CHANGE OF NAME Recorded Apr 1, 2015
From: WOLFSON MICROELECTRONICS LTD
To: CIRRUS LOGIC INTERNATIONAL (UK) LTD.
Reel/Frame 035353/0413 →
CHANGE OF NAME Recorded Apr 1, 2015
From: WOLFSON MICROELECTRONICS PLC
To: WOLFSON MICROELECTRONICS LTD
Reel/Frame 035356/0096 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 18, 2010
From: CLEMOW, RICHARD DAVID; MAGRATH, ANTHONY JAMES
To: WOLFSON MICROELECTRONICS PLC
Reel/Frame 024852/0510 →