IP Library Granted Patent US 8,576,215
Granted Patent B2
US 8,576,215 · App. 12/747,852 · Granted Nov 5, 2013

Method of controlling an electronic display and an apparatus comprising an electronic display

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,576,215
App. No.
12/747,852
Granted
Nov 5, 2013
Kind
B2
Abstract

A method of controlling an electronic display having a plurality of pixels settable in a first operating level, a second operating level and an intermediate operating level, the method comprising the step of setting the pixels in a preparatory intermediate operating level immediately prior to setting the pixels in a desired intermediate operating state. At an end of a frame i−1, for example, it is possible to drive a pixel from a level P0 further towards white to reach reflection level Pn or to stop driving it, or to switch a control voltage to an apposite polarity and arrive at a lower level. Levels P1 and P2 present embodiments of preparatory intermediate levels used to drive pixels in accordance with the invention. For example, levels 2, 4, and 6 may be obtained from the preparatory level P1. Levels 3, 5, and 7 may be obtained from the preparatory level P2.

Claims (32)

1. A method of controlling an electronic display having a plurality of pixels settable in a plurality of reflection levels comprising a first level, a second level and a plurality of intermediate levels, said intermediate levels forming a substantially equidistant partition of a dynamic range between the first level and the second level, the method comprising the steps of:

setting the pixels in at least one preparatory intermediate level immediately prior to performing a subsequent step of setting the pixels in a desired level selectable from said plurality of reflection levels,

wherein:

the pixels are settable in the plurality of reflection levels by a pulse-width modulation of a voltage applicable to said pixels;

a first preparatory intermediate level and a second preparatory intermediate level are provided, and each intermediate level is assigned to either the first preparatory intermediate level or the second preparatory intermediate level; and

the first preparatory intermediate level and the second preparatory intermediate level are spaced from each other on a curve by one or two frame times, the curve showing reflectivity variation as a function of the time the voltage is applied.

2. The method according to claim 1 , wherein the first level is white, the second level is black and the intermediate level is grey.

3. The method according to claim 1 , wherein the curve comprises a steep region, and a position of said at least one preparatory intermediate level is selected substantially at an end portion of said steep region.

4. The method according to claim 1 , wherein the frame time is in the range of 4 ms to 250 ms.

5. The method according to claim 1 , further comprising the steps of:

analyzing a pixel reflection level distribution for subsequent images along at least a portion of pixels of the electronic display;

determining a longest drive pathway for a pixel from said portion; and

adjusting a drive scheme for the said portion in accordance with the longest drive pathway.

6. The method according to claim 5 , wherein during the step of analyzing a pixel reflection level, profiles for subsequent images are compared.

7. The method according to claim 1 , wherein the curve comprises a steep region and a position of said at least one preparatory intermediate level is beyond the steep region.

8. An apparatus comprising:

an electronic display with a plurality of pixels settable in a plurality of reflection levels comprising a first level, a second level and a plurality of intermediate levels, wherein said intermediate levels form a substantially equidistant partition of a dynamic range between the first level and the second level;

control means for setting the pixels in the first level, the second level and the plurality of intermediate levels; and

wherein

the control means is further arranged for setting the pixels in a preparatory intermediate level immediately prior to setting the pixels in a desired level selectable from said plurality of reflection levels;

the pixels are settable in the plurality of reflection levels by a pulse-width modulation of a voltage applicable to said pixels;

a first preparatory intermediate level and a second preparatory intermediate level are provided, and each intermediate level is assigned to either the first preparatory intermediate level or the second preparatory intermediate level; and

the first preparatory intermediate level and the second preparatory intermediate level are spaced from each other on a curve by one or two frame times, the curve showing reflectivity variation as a function of the time the voltage is applied.

9. The apparatus according to claim 8 , further comprising a computing unit arranged for:

analyzing a pixel reflection level distribution for subsequent images along at least a portion of pixels of the electronic display;

determining a longest drive pathway for a pixel from said portion of pixels of the electronic display; and

adjusting a drive scheme for the portion of pixels of the electronic display in accordance with the longest drive pathway.

10. The apparatus according to claim 9 , wherein the electronic display is flexible.

11. The apparatus according to claim 9 , wherein the electronic display comprises electrophoretic material.

12. The apparatus according to claim 8 , wherein the electronic display comprises electrophoretic material.

13. The apparatus according to claim 12 , wherein the electronic display is flexible.

14. The apparatus according to claim 8 , wherein the electronic display is flexible.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 22, 2016
From: CREATOR TECHNOLOGY B.V.
To: SAMSUNG ELECTRONICS CO., LTD.
Reel/Frame 038214/0991 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 31, 2011
From: POLYMER VISION LIMITED
To: CREATOR TECHNOLOGY B.V.
Reel/Frame 026365/0552 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 9, 2010
From: MARKVOORT, WIEGER; VAN VEENENDAAL, ERIK
To: POLYMER VISION LIMITED
Reel/Frame 025417/0177 →