IP Library Granted Patent US 7,962,767
Granted Patent B2
US 7,962,767 · App. 12/756,976 · Granted Jun 14, 2011

Integrated circuit having obscured state change circuitry

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,962,767
App. No.
12/756,976
Granted
Jun 14, 2011
Kind
B2
Abstract

An integrated circuit is provided having first and second circuitry which are configured to emit light when undergoing changes in state. The first and second circuitry being operated to change state at the same time so as to hinder optical detection of the light emitted by the first circuitry.

Claims (8)

1. An integrated circuit comprising first and second circuitry which are configured to emit light when undergoing changes in state, the first and second circuitry being operated to change state at the same time so as to hinder optical detection of the light emitted by the first circuitry.

2. An integrated circuit according to claim 1 , wherein the first and second circuitry are of similar circuitry type.

3. An integrated circuit according to claim 1 , wherein the second circuitry has no functionality in the integrated circuit other than to hinder determination of the operation of at least part of the integrated circuit.

4. An integrated circuit according to claim 3 , wherein the first and second circuitry are configured to operate on different data.

5. An integrated circuit according to claim 3 , wherein the first and second circuitry are supplied with different clock signals for operation.

6. An integrated circuit according to claim 5 , including a clock circuit for generating a first clock signal, and a modification circuit for generating a second clock signal based on the first clock signal, wherein the first clock signal is supplied to one of the first and second circuitry and the second clock signal is supplied to the other of the first and second circuitry.

7. An integrated circuit according to claim 6 , wherein the modification circuit randomises or pseudo-randomises timing of the second clock signal with respect to the first clock signal.

8. An integrated circuit according to claim 1 , wherein the first circuitry emits less light than the second circuitry during their respective state changes.

Assignments (3)
CHANGE OF NAME Recorded Jun 25, 2014
From: ZAMTEC LIMITED
To: MEMJET TECHNOLOGY LIMITED
Reel/Frame 033244/0276 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 29, 2013
From: SILVERBROOK RESEARCH PTY. LIMITED
To: ZAMTEC LIMITED
Reel/Frame 031510/0531 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 8, 2010
From: WALMSLEY, SIMON ROBERT; SILVERBROOK, KIA
To: SILVERBROOK RESEARCH PTY LTD
Reel/Frame 024208/0063 →