IP Library Granted Patent US 8,421,737
Granted Patent B2
US 8,421,737 · App. 12/759,876 · Granted Apr 16, 2013

Scanning line driving circuit, display device, and scanning line driving method

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,421,737
App. No.
12/759,876
Granted
Apr 16, 2013
Kind
B2
Abstract

A scanning line driving circuit includes a first transistor having a source electrode connected to a power supply and a drain electrode to a scanning line and a second transistor having a source electrode connected to the scanning line and a drain electrode connected to a clock signal line. The conductivity type of the second transistor is identical to that of the first transistor. A bias can be supplied, so that the first and second transistors are caused to be in an off-state simultaneously.

Claims (16)

1. A scanning line driving circuit comprising:

a first transistor having a source electrode connected to a power supply and a drain electrode connected to a scanning line;

a second transistor having a source electrode connected to the scanning line and a drain electrode connected to a clock signal line and having a conductivity type identical to that of the first transistor;

a third transistor having both drain and gate electrodes connected to a gate electrode of the first transistor and a source electrode supplied with a driving signal of the first transistor; and

a fourth transistor having a source electrode connected to the gate electrode of the first transistor, a gate electrode connected to the source electrode of the third transistor, and a drain electrode connected to an external control signal line used for causing the scanning line in a floating state,

wherein each of the first, second, third, and fourth transistors are of an identical conductivity type, and

wherein the gate electrode of the first transistor, a gate electrode of the second transistor, and the clock signal line are supplied with signals necessary for a shift operation to function as a shift resistor.

2. The scanning line driving circuit according to claim 1 , further comprising:

a fifth transistor having a conductivity type identical to that of the first to fourth transistors and having a drain electrode connected to the gate electrode of the first transistor, a gate electrode connected to the gate electrode of the second transistor, and a source electrode connected to the power supply.

3. The scanning line driving circuit according to claim 2 , further comprising: a sixth transistor having a conductivity type identical to that of the first to fourth transistors and having a drain electrode connected to the gate electrode of the second transistor, a gate electrode connected to a power supply different from said power supply, and a source electrode connected to the gate electrode of the fifth transistor,

wherein the gate electrode of the fifth transistor is connected to the gate electrode of the second transistor via the sixth transistor.

4. A display device comprising the scanning line driving circuit according to claim 1 .

5. A display device comprising a pair of the scanning line driving circuits according to claim 1 connected to the scanning line.

6. The display device according to claim 5 , wherein the pair of the scanning line driving circuits is arranged to sandwich a display area in which the scanning line is arranged, and the external control signal line in one of the pair of the scanning line driving circuits is activated.

7. The display device according to claim 6 , wherein a scanning direction is inverted by controlling the external control signal line.

8. The scanning line driving circuit according to claim 1 , wherein bias is applied so that the first and second transistors are simultaneously caused to be in an off-state.

Assignments (2)
CHANGE OF NAME Recorded Nov 8, 2011
From: NEC LCD TECHNOLOGIES, LTD.
To: NLT TECHNOLOGIES, LTD.
Reel/Frame 027190/0085 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 14, 2010
From: HAGA, HIROSHI; KITAGISHI, YOICHI
To: NEC LCD TECHNOLOGIES, LTD.
Reel/Frame 024230/0445 →