IP Library Granted Patent US 8,058,931
Granted Patent B1
US 8,058,931 · App. 12/768,245 · Granted Nov 15, 2011

Enhancing an operational amplifier's capacitive load driving capability using parallel Miller feedback

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,058,931
App. No.
12/768,245
Granted
Nov 15, 2011
Kind
B1
Abstract

An apparatus for an improved operational amplifier. The disclosed improved operational amplifier comprises an operational amplifier, a first feedback circuit, and one or more secondary feedback circuits. The operational amplifier include a plurality of serially coupled gain stages and is configured so that an output of each gain stage drives an input of a next gain stage and an output of a last gain stage drives a load external to the improved operational amplifier. The first feedback circuit is coupled between an output of a designated gain stage and an output of a previous gain stage to provide a first feedback to the previous gain stage. Each secondary feedback circuit provides an additional feedback to the output of the previous gain stage.

Claims (38)

1. A circuit for improved capacitive driving capability of an operational amplifier, comprising:

an operational amplifier, comprising a plurality of serially coupled gain stages, configured so that an output of each gain stage drives an input of a next stage and an output of last gain stage drives a load external to the circuit;

a first feedback circuit, coupled between an output of a designated gain stage and an output of a previous gain stage to provide a first feedback to the previous gain stage; and

one or more secondary feedback circuits, each of which provides an additional feedback to the output of the previous gain stage,

wherein each of the one or more secondary feedback circuits includes a gain stage and a feedback sub-circuit.

2. The circuit of claim 1 , wherein the serially connected gain stages include a first gain stage connected to inputs of the operational amplifier.

3. The circuit of claim 1 , wherein an output of a last gain stage connects to the output of operational amplifier having an external load.

4. The circuit of claim 1 , wherein each of the gain stages comprises a first amplifier with a load at the output of the gain stage.

5. The circuit of claim 4 , wherein the load at the output of a gain stage is the input load of a next gain stage.

6. The circuit of claim 1 , further comprising a buffer connecting between an input of a gain stage and an output of a previous gain stage.

7. The circuit of claim 6 , wherein the buffer corresponds to a unit gain buffer.

8. The circuit of claim 1 , wherein the first feedback circuit comprises:

a first capacitor; and

a first resistor serially connected to the first capacitor, wherein

the serially connected first capacitor and resistor are coupled between the output of the designated gain stage and the output of the previous gain stage.

9. The circuit of claim 8 , wherein

the first capacitor has its first terminal connected to the output of the designated gain state; and

the first resistor has its first terminal connected to second terminal of the first capacitor and its second terminal connected to the output of the previous gain stage.

10. The circuit of claim 8 , wherein

the first resistor has its first terminal connected to the output of the designated gain state; and

the first capacitor has its first terminal connected to second terminal of the first resistor and its second terminal connected to the output of the previous gain stage.

11. The circuit of claim 1 , wherein the gain stage in each secondary feedback circuit comprises:

a second amplifier having its input coupled to the output of the previous gain stage; and

a second resistor connecting between an output of the second amplifier and the ground.

12. The circuit of claim 1 , wherein the feedback sub-circuit in each secondary feedback circuit comprises a second capacitor having its first terminal coupled to the output of the gain stage of the secondary feedback circuit and second terminal connected to the output of the previous gain stage.

13. An apparatus having a system load driven by an improved operational amplifier, comprising:

a system circuit configured for performing one or more functions;

an improved operational amplifier coupled with the system circuit and configured for driving the system circuit, wherein the improved operational amplifier provides improved capacitive driving capability and comprises:

an operational amplifier, comprising a plurality of serially coupled gain stages, configured so that an output of each gain stage drives an input of a next gain stage and an output of a last gain stage drives a load external to the improved operational amplifier;

a first feedback circuit, coupled between an output of a designated gain stage and an output of a previous gain stage to provide a first feedback to the previous gain stage; and

one or more secondary feedback circuits, each of which provides an additional feedback to the output of the previous gain stage,

wherein each of the one or more secondary feedback circuits includes a gain stage and a feedback sub-circuit.

14. A circuit for improved capacitive driving capability of an operational amplifier, comprising:

an operational amplifier, comprising a plurality of serially coupled gain stages, configured so that an output of each gain stage drives an input of a next stage and an output of last gain stage drives a load external to the circuit;

a first feedback circuit, coupled between an output of a designated gain stage and an output of a previous gain stage to provide a first feedback to the previous gain stage;

one or more secondary feedback circuits, each of which provides an additional feedback to the output of the previous gain stage, and

a buffer connecting between an input of a gain stage and an output of a previous gain stage.

15. The circuit of claim 14 , wherein the buffer corresponds to a unit gain buffer.

Assignments (3)
CHANGE OF NAME Recorded Sep 4, 2021
From: LINEAR TECHNOLOGY CORPORATION
To: LINEAR TECHNOLOGY LLC
Reel/Frame 057421/0001 →
CHANGE OF NAME Recorded Sep 4, 2021
From: LINEAR TECHNOLOGY LLC
To: ANALOG DEVICES INTERNATIONAL UNLIMITED COMPANY
Reel/Frame 057422/0354 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 27, 2010
From: ZHOU, PING
To: LINEAR TECHNOLOGY CORPORATION
Reel/Frame 024295/0842 →