IP Library Granted Patent US 8,233,757
Granted Patent B2
US 8,233,757 · App. 12/801,940 · Granted Jul 31, 2012

Wafer based optical chassis and associated methods

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,233,757
App. No.
12/801,940
Granted
Jul 31, 2012
Kind
B2
Abstract

An optical chassis includes a mount substrate an optoelectronic device on the mount substrate, a spacer substrate, and a sealer substrate. The mount substrate, the spacer substrate and the sealer substrate are vertically stacked and hermetically sealing the optoelectronic device. An external electrical contact for the optoelectronic device is provided outside the sealing. At least part of the optical chassis may be made on a wafer level. A passive optical element may be provided on the sealer substrate or on another substrate stacked and secured thereto.

Claims (24)

1. A method of creating a plurality of optical apparatuses, comprising:

patterning a conductive material on a mount wafer;

populating the mount wafer with optoelectronic devices in accordance with the patterning;

stacking and securing a spacer substrate on the mount wafer;

stacking and securing a sealer substrate on the spacer substrate, the sealer substrate being separate from the spacer substrate, wherein stacking and securing of the spacer substrate and the sealer substrate on the mount wafer seal the optoelectronic devices, the spacer substrate including a hole over the optoelectronic device and a bottom surface of the sealer substrate sealing the hole; and

vertically separating the mount wafer to form the plurality of optical apparatuses, the vertically separating including exposing a portion of the conductive material outside the seal, each optical apparatus includes a mount substrate, an optoelectronic device, a spacer substrate, a sealer substrate, and exposed conductive material provided outside the seal.

2. The method as claimed in claim 1 , wherein stacking and securing of the sealer substrate to the spacer substrate occurs before stacking and securing of the spacer substrate stacked to the mount substrate.

3. The method as claimed in claim 1 , wherein stacking and securing of the spacer substrate and the sealer substrate on the mount wafer hermetically seal the optoelectronic devices.

4. The method as claimed in claim 1 , wherein the exposed conductive material is in a trench.

5. The method as claimed in claim 1 , wherein the trench is in the mount substrate.

6. The method as claimed in claim 5 , wherein the mount substrate and the spacer substrate are flush.

7. The method as claimed in claim 4 , further comprising forming a ledge formed by differing widths between the mount substrate and the spacer substrate, the trench being in the ledge.

8. The method as claimed in claim 1 , wherein the mount substrate and the spacer substrate are flush.

9. The method as claimed in claim 1 , further comprising forming a ledge formed by differing widths between the mount substrate and the spacer substrate, the exposed conductive material being in the ledge.

10. The method as claimed in claim 1 , wherein patterning the conductive material on the mount wafer includes forming a conductive via on a bottom surface of the mount substrate.

11. The method as claimed in claim 10 , further comprising providing a conductive material in the via.

12. The method as claimed in claim 11 , further comprising providing a conductive material is a solder ball.

13. The method as claimed in claim 1 , further comprising forming a passive optical element formed on a surface of the sealer substrate.

14. The method as claimed in claim 1 , wherein patterning the conductive material include providing conductive material on at least two non-parallel surfaces of the mount substrate.

15. The method as claimed in claim 1 , wherein at least two of the mount substrate, the spacer substrate and the sealer substrate are of materials with approximately same coefficients of thermal expansion.

16. The method as claimed in claim 1 , further comprising forming a mating feature for mating the optical apparatus with another structure on a terminal surface of the optical apparatus.

17. The method as claimed in claim 16 , wherein the another structure is a ferrule.

18. The method as claimed in claim 1 , further comprising stacking another spacer substrate above the sealer substrate.

19. The method as claimed in claim 1 , further comprising stacking an optical block having a passive optical element on at least one surface thereof above the sealer substrate.

Assignments (2)
CORRECTIVE ASSIGNMENT TO CORRECT THE PATENT NO. 7817833 PREVIOUSLY RECORDED AT REEL: 027768 FRAME: 0541. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Oct 1, 2015
From: TESSERA NORTH AMERICA, INC.
To: DIGITALOPTICS CORPORATION EAST
Reel/Frame 036733/0896 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 5, 2014
From: DIGITALOPTICS CORPORATION EAST
To: FLIR SYSTEMS TRADING BELGIUM BVBA
Reel/Frame 032827/0362 →