IP Library Granted Patent US 8,959,251
Granted Patent B2
US 8,959,251 · App. 12/828,443 · Granted Feb 17, 2015

Implementation of switches in a communication network

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,959,251
App. No.
12/828,443
Filed
Jul 1, 2010
Granted
Feb 17, 2015
Kind
B2
Art Unit
2181
USPC
710/8
Abstract

A routing device such as either a 1:N demultiplexer or N:1 multiplexer can provide a power dissipation proportional to log 2 (N) by augmenting a conventional data demultiplexer/multiplexer with additional control circuitry. The control circuit ensures that control signals that trigger configuration of individual demultiplexer/multiplexer elements are propagated only along a data transmission path. Logic components of the control circuitry enable the multiplexers to be self-configuring and to prevent multiplexers from switching to elements with empty data buffers.

Claims (115)

1. A method for configuring a routing device comprising a plurality of switching elements and a demultiplexer that can be configured to form a routing path through the routing device, the method comprising:

receiving a control signal into the routing device;

propagating the control signal into the routing path, wherein the routing device comprises at least 2N−1 switching elements, wherein N comprises one of a number of input channels and a number of output channels, wherein propagating the control signal comprises propagating the control signal to a number of the switching elements that is proportional to log 2 (N)−1;

configuring the switching elements on the routing path that receive the control signal;

receiving a configuration phase signal that places the demultiplexer in a configuration phase;

during the configuration phase, selecting one of a first routing path and a second routing path;

configuring the selected one of the first routing path and the second routing path as an output routing path; and

outputting the configuration phase signal on the output routing path.

2. The method according to claim 1 comprising propagating the control signal on a next data transmission path.

3. The method according to claim 1 comprising propagating the control signal on a current data transmission path.

4. The method according to claim 1 wherein a CMOS routing device comprises a 1:N demultiplexer that comprises a cascaded plurality of 1:2 demultiplexers, and wherein the method comprises:

receiving the control signal into a first 1:2 demultiplexer on the routing path, the control signal placing the demultiplexer into a configuration phase;

receiving a selection signal into the first 1:2 demultiplexer during the configuration phase;

selecting one of a first downstream 1:2 demultiplexer and a second downstream 1:2 multiplexer;

configuring the first 1:2 demultiplexer to provide data transmission to the selected one of the first downstream 1:2 demultiplexer and the second downstream 1:2 multiplexer; and

propagating the control signal from the first 1:2 demultiplexer to only the selected one of the first downstream 1:2 demultiplexer and the second downstream 1:2 multiplexer.

5. The method according to claim 1 wherein a CMOS routing device comprises an N:1 multiplexer that comprises a cascaded plurality of 2:1 multiplexers, and wherein the method comprises:

receiving the control signal into a first 2:1 multiplexer on the routing path; and

switching the configuration of the first 2:1 multiplexer in response to the control signal.

6. A 1:N demultiplexer comprising:

a plurality of 1:2 demultiplexers comprising:

control circuitry configured to:

receive a configuration phase signal that places the 1:2 demultiplexer in a configuration phase;

during the configuration phase, select one of a first routing path and a second routing path;

configure the selected one of the first routing path and the second routing path as an output routing path;

output the configuration phase signal only on the output routing path, and wherein the control circuitry comprises a switch configuration register that is configured to:

receive a selection signal;

output a switch configuration control signal that configures the output routing path; and

a pass register configured to receive the configuration phase signal and to provide a pass register output that gates the switch configuration control signal output of the switch configuration register; and

a data demultiplexer configured to, during a data transmission phase:

receive an input data signal; and

output the input data signal onto the output routing path configured during the configuration phase.

7. The 1:N demultiplexer according to claim 6 wherein the pass register output is combined with a clock signal, the combined signal being provided as a trigger input to the switch configuration register such that the switch configuration register is triggered by a first edge of the clock signal during the configuration phase.

8. The 1:N demultiplexer according to claim 7 comprising a configuration phase signal demultiplexer configured to propagate the configuration phase signal on the output routing path, an input signal of the configuration phase signal demultiplexer comprising the output of the pass register.

9. The 1:N demultiplexer according to claim 8 wherein the pass register is configured to be triggered by an edge of the clock signal that is opposite the first edge of the clock signal such that the pass register output updates at least one half cycle after the switch configuration control signal updates.

10. The 1:N demultiplexer according to claim 6 wherein the control circuitry is configured to receive a reset signal that resets the pass register at the conclusion of the switch configuration phase.

11. The 1:N demultiplexer according to claim 6 wherein the control circuitry comprises one or more control signal demultiplexers configured to propagate one or more control signals on the output routing path, each of the one or more control signal demultiplexers being configured by the switch configuration control signal.

12. The 1:N demultiplexer according to claim 11 wherein the one or more control signal demultiplexers comprise at least one of: a configuration phase signal demultiplexer configured to propagate the configuration phase signal; a switch configuration demultiplexer configured to propagate the selection signal; a clock signal demultiplexer configured to propagate a clock signal; and a register reset demultiplexer configured to propagate a register reset signal.

13. A routing device, comprising:

a plurality of 2:1 multiplexers comprising:

a first input path;

a second input path;

an output path;

a data multiplexer configured to:

receive an input data signal on a selected one of the first input path or the second input path;

output the input data signal on the output path; and

control circuitry configured to:

receive at least one control signal;

propagate the at least one control signal on the output path; and

switch the configuration of the data multiplexer in response to the at least one control signal; and

a demultiplexer comprising:

a receiver configured to receive a configuration phase signal that places the demultiplexer in a configuration phase;

control circuitry configured to:

during the configuration phase, select one of a first routing path and a second routing path;

configure the selected one of the first routing path and the second routing path as an output routing path;

output the configuration phase signal on the output routing path;

determine if data is available on a non-selected one of the first input path and the second input path; and

if data is available on a non-selected one of the first input path and the second input path, configure the data multiplexer to select the non-selected one of the first input path and the second input path.

14. The N:1 multiplexer according to claim 13 wherein the at least one control signal indicates completion of a data transmission on a configured routing path of the N:1 multiplexer, the configured routing path comprising a selected plurality of the 2:1 multiplexers, and wherein the at least one control signal causes only the selected plurality of 2:1 multiplexers to switch configuration.

15. The N:1 multiplexer according to claim 14 wherein if data is not available on the non-selected one of the first input path and the second input path, the control circuitry is configured to select neither of the first input path nor the second input path to connect to the output path.

16. The N:1 multiplexer according to claim 15 wherein the control circuitry comprises an RS flip-flop configured to:

receive an indication of data availability on the first data path as a first input;

receive an indication of data availability of the second data path as a second input; and

output to the data multiplexer a selection of the first data path, the second data or neither of the first or second data paths.

17. A network routing or switching device comprising at least one node transmitting data via at least one 1:N demultiplexer and receiving data via at least one N:1 multiplexer,

wherein the at least one 1:N demultiplexer comprises:

a plurality of 1:2 demultiplexers comprising:

control circuitry configured to:

receive a configuration phase signal that places the 1:2 demultiplexer in a configuration phase;

during the configuration phase, select one of a first routing path and a second routing path;

configure the selected one of the first routing path and the second routing path as an output routing path; and

output the configuration phase signal only on the output routing path; and wherein the control circuitry comprises a switch configuration register that is configured to:

receive a selection signal;

output a switch configuration control signal that configures the output routing path;

a pass register configured to receive the configuration phase signal and to provide a pass register output that gates the switch configuration control signal output of the switch configuration register; and

a data demultiplexer configured to, during a data transmission phase:

receive an input data signal; and

output the input data signal onto the output routing path configured during the configuration phase;

and wherein the at least N:1 multiplexer comprises:

a plurality of 2:1 multiplexers comprising:

a first input path;

a second input path;

an output path;

a data multiplexer configured to:

receive an input data signal on a selected one of the first input path or the second input path; and

output the input data signal on the output path; and

control circuitry configured to:

receive at least one control signal;

propagate the at least one control signal on the output path; and

switch the configuration of the data multiplexer in response to the at least one control signal.

18. A network comprising a plurality of network routing or switching devices comprising at least one node transmitting data via at least one 1:N demultiplexer and receiving data via at least one N:1 multiplexer,

wherein the at least one 1:N demultiplexer comprises:

a plurality of 1:2 demultiplexers comprising:

control circuitry configured to:

receive a configuration phase signal that places the 1:2 demultiplexer in a configuration phase;

during the configuration phase, select one of a first routing path and a second routing path;

configure the selected one of the first routing path and the second routing path as an output routing path; and

output the configuration phase signal only on the output routing path; and

a data demultiplexer configured to, during a data transmission phase:

receive an input data signal; and

output the input data signal onto the output routing path configured during the configuration phase;

and wherein the at least N:1 multiplexer comprises:

a plurality of 2:1 multiplexers comprising:

a first input path;

a second input path;

an output path;

a data multiplexer configured to:

receive an input data signal on a selected one of the first input path or the second input path; and

output the input data signal on the output path; and

control circuitry configured to:

receive at least one control signal;

propagate the at least one control signal on the output path; and

 switch the configuration of the data multiplexer in response to the at least one control signal;

 determine if data is available on a non-selected one of the first input path and the second input path; and

 if data is available on a non-selected one of the first input path and the second input path, configure the data multiplexer to select the non-selected one of the first input path and the second input path.

Assignments (11)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 28, 2021
From: PROVENANCE ASSET GROUP LLC
To: RPX CORPORATION
Reel/Frame 059352/0001 →
RELEASE OF SECURITY INTEREST Recorded Nov 30, 2021
From: CORTLAND CAPITAL MARKETS SERVICES LLC
To: PROVENANCE ASSET GROUP HOLDINGS LLC; PROVENANCE ASSET GROUP LLC
Reel/Frame 058983/0104 →
RELEASE OF SECURITY INTEREST Recorded Nov 30, 2021
From: NOKIA US HOLDINGS INC.
To: PROVENANCE ASSET GROUP HOLDINGS LLC; PROVENANCE ASSET GROUP LLC
Reel/Frame 058363/0723 →
ASSIGNMENT AND ASSUMPTION AGREEMENT Recorded Feb 14, 2019
From: NOKIA USA INC.
To: NOKIA US HOLDINGS INC.
Reel/Frame 048370/0682 →
SECURITY INTEREST Recorded Sep 13, 2017
From: PROVENANCE ASSET GROUP HOLDINGS, LLC; PROVENANCE ASSET GROUP LLC
To: NOKIA USA INC.
Reel/Frame 043879/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 13, 2017
From: NOKIA TECHNOLOGIES OY; NOKIA SOLUTIONS AND NETWORKS BV; ALCATEL LUCENT SAS
To: PROVENANCE ASSET GROUP LLC
Reel/Frame 043877/0001 →
SECURITY INTEREST Recorded Sep 13, 2017
From: PROVENANCE ASSET GROUP HOLDINGS, LLC; PROVENANCE ASSET GROUP, LLC
To: CORTLAND CAPITAL MARKET SERVICES, LLC
Reel/Frame 043967/0001 →
RELEASE OF SECURITY INTEREST Recorded Oct 9, 2014
From: CREDIT SUISSE AG
To: ALCATEL-LUCENT USA INC.
Reel/Frame 033949/0016 →
SECURITY INTEREST Recorded Mar 7, 2013
From: ALCATEL-LUCENT USA INC.
To: CREDIT SUISSE AG
Reel/Frame 030510/0627 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 8, 2011
From: ALCATEL-LUCENT USA INC.
To: ALCATEL LUCENT
Reel/Frame 026712/0415 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 1, 2010
From: SUVAKOVIC, DUSAN
To: ALCATEL-LUCENT USA INC.
Reel/Frame 024622/0839 →