IP Library Granted Patent US 8,340,603
Granted Patent B2
US 8,340,603 · App. 12/831,596 · Granted Dec 25, 2012

Digital compensation for parasitic distortion resulting from direct baseband to RF modulation

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,340,603
App. No.
12/831,596
Granted
Dec 25, 2012
Kind
B2
Abstract

A digital pre-distortion system which can provide the flexibility to model the highly non-linear distortion associated with High Efficiency RF Power Amplifiers while through a novel implementation of a least squares estimation process allows an implementation well suited for an FPGA application where limited resources and in particular memory resources are available.

Claims (13)

1. A method comprising:

processing a direct baseband to RF modulated signal with a parasitic distortion correction facility that uses a model for deriving distortion correction coefficients from a complex matrix equation formed from a plurality of modulator output samples;

wherein the model comprises:

least squares optimizing each set of a series of limited modulator output data sample sets;

updating an intermediate matrix for deriving pre-distortion coefficients with each least squares optimized set thereby facilitating optimizing pre-distorter coefficients across a quantity of modulator output samples that is larger than the limited modulator output data sample sets.

2. The method of claim 1 , wherein the parasitic distortion correction facility comprises a field programmable gate array.

3. A method comprising:

distortion adjusting a signal for radio frequency amplification by processing the signal through a pre-distortion facility that contains a plurality of lookup tables of coefficients that are calculated from a subset of coefficients that are based on the signal magnitude; and

processing the distortion adjusted signal with a parasitic distortion correction facility that uses a model for deriving distortion correction coefficients from a complex matrix equation formed from a plurality of amplifier signal samples;

wherein the model comprises:

least squares optimizing each set of a series of limited amplifier output data sample sets;

updating an intermediate matrix for deriving re-distortion coefficients with each least squares optimized set thereby facilitating optimizing pre-distorter coefficients across a quantity of amplifier output samples that is larger than the limited amplifier output data sample sets.

4. The method of claim 3 , wherein the parasitic distortion correction facility comprises a field programmable gate array.

Assignments (2)
CHANGE OF NAME Recorded May 30, 2013
From: AXIS NETWORK TECHNOLOGY LTD.
To: ACEAXIS LIMITED
Reel/Frame 030513/0287 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 29, 2013
From: BROWN, PHILIP; IBISON, JOHN; SEGAR, JEREMY; COOPER, STEPHEN; FRIEDMAN, FRANK
To: AXIS NETWORK TECHNOLOGY LTD.
Reel/Frame 030500/0165 →
Continuity (3)
Continuation 12616467 · Nov 11, 2009
Provisional Application 61113389 · Nov 11, 2008
Related Publication 20110109385A1 · May 12, 2011