IP Library Granted Patent US 8,503,233
Granted Patent B2
US 8,503,233 · App. 12/831,612 · Granted Aug 6, 2013

Method of twice programming a non-volatile flash memory with a sequence

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,503,233
App. No.
12/831,612
Granted
Aug 6, 2013
Kind
B2
Abstract

A method of twice programming a multi-bit per cell non-volatile memory with a sequence is disclosed. At least one page at a given word line is firstly programmed with program data by a controller of the non-volatile memory, and at least one page at a word line preceding the given word line is secondly programmed with the same program data by the controller.

Claims (36)

1. A method of twice programming a multi-bit per cell non-volatile memory, comprising:

firstly programming at least one page of at least one word line with program data by a controller of the non-volatile memory; and

secondly programming said at least one page of at least one word line with the same program data by the controller;

wherein the firstly programming step comprises:

firstly programming less-significant-bit page or pages;

determining first most-significant-bit pre-verify voltages; and

firstly programming a most-significant-bit page using the first most-significant-bit pre-verify voltages and first most-significant-bit pass-verify voltages; and

wherein the secondly programming step comprises:

determining second most-significant-bit pre-verify voltages; and

secondly programming the most-significant-bit page using the second most-significant-bit pre-verify voltages and second most-significant-bit pass-verify voltages.

2. The method of claim 1 , wherein the multi-bit per cell non-volatile memory is a two-bit per cell flash memory, a three-bit per cell flash memory or a four-bit per cell flash memory.

3. The method of claim 1 , wherein said at least one page is a high-bit page.

4. The method of claim 1 , wherein the second most-significant-bit pre-verify voltages and the first most-significant-bit pre-verify voltages respectively have substantially same read results.

5. The method of claim 1 , wherein the second most-significant-bit pass-verify voltages are respectively greater than or equal to the first most-significant-bit pass-verify voltages.

6. A method of programming/reading a multi-bit per cell non\-volatile memory with a sequence, comprising:

programming a plurality of less-significant-bit pages; and

programming a plurality of consecutive most-significant-bit pages of a plurality of consecutive word lines one after the other in a consecutive order;

wherein the step of programming the less-significant-bit pages comprises:

programming a plurality of low-bit pages in at least one memory block; and

programming a plurality of the less-significant-bit pages other than the low-bit pages in the at least one memory block; and

wherein the step of programming or reading the consecutive most-significant-bit pages comprises:

programming a plurality of high-bit pages in the at least one memory block.

7. The method of claim 6 , wherein the multi-bit per cell non-volatile memory is a two-bit cell flash memory, a three-bit per cell flash memory or a four-bit cell flash memory.

8. A method of twice programming a multi-bit per cell non-volatile memory with a sequence, comprising:

firstly programming at least one page at a given word line with program data by a controller of the non-volatile memory; and

secondly programming at least one page at a word line preceding the given word line with the same program data firstly programmed in said at least one page at said word line preceding the given word line by the controller;

wherein a plurality of pages of a plurality of consecutive word lines are secondly programmed one after the other in a consecutive order.

9. The method of claim 8 , wherein the multi-bit per cell non-volatile memory is a two-bit per cell flash memory, a three-bit per cell flash memory or a four-bit per cell flash memory.

10. The method of claim 8 , wherein said at least one page at the word line preceding the given word line is a high-bit page.

11. The method of claim 8 , after the firstly programming step, further comprising:

checking the non-volatile memory to find any failed word line that is associated with fail bits greater than or equal to a predetermined value;

wherein data stored in a page at the failed word line are read and kept by the controller, followed by secondly programming the page at the failed word line if the check result is positive.

12. The method of claim 8 , after the firstly programming step, further comprising:

checking the non-volatile memory to find any failed word line that is associated with fail bits greater than or equal to a predetermined value;

wherein page data associated with a plurality of the word lines of the non-volatile memory are read and kept by the controller, followed by secondly programming the pages at said plurality of word lines of the non-volatile memory if the check result is positive.

13. The method of claim 8 , before secondly programming the at least one page, further comprising reading and keeping page data of the corresponding word line or word lines by the controller.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 22, 2019
From: AUSPITEK (SHENZHEN) INC.
To: YEESTOR MICROELECTRONICS CO., LTD
Reel/Frame 048961/0085 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 7, 2016
From: SKYMEDI CORPORATION
To: AUSPITEK (SHENZHEN) INC.
Reel/Frame 038211/0263 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 7, 2010
From: HUANG, HAN-LUNG; CHOU, MING-HUNG; HUANG, CHIEN-FU; CHO, SHIH-KENG
To: SKYMEDI CORPORATION
Reel/Frame 024645/0628 →