IP Library Granted Patent US 8,441,085
Granted Patent B2
US 8,441,085 · App. 12/849,675 · Granted May 14, 2013

Method of manufacturing electronic apparatus and electronic apparatus

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,441,085
App. No.
12/849,675
Granted
May 14, 2013
Kind
B2
Abstract

An electronic apparatus having a substrate with a bottom gate p-channel type thin film transistor; a resist pattern over the substrate; and a light shielding film operative to block light having a wavelength shorter than 260 nm over at least a channel part of said thin film transistor.

Claims (10)

1. An apparatus comprising:

a substrate with a bottom gate p-channel type thin film transistor;

a resist pattern over the substrate; and

a light shielding film operative to block light having a wavelength shorter than 260 nm over at least a channel part of said bottom gate p-channel type thin film transistor.

2. The apparatus of claim 1 , wherein said resist pattern contains a material which absorbs light having a wavelength of shorter than 260 nm, and is configured as said light shielding film of which the thickness at least over said channel part of said bottom gate p-channel type thin film transistor is so set as to block light having a wavelength of shorter than 260 nm.

3. The apparatus of claim 1 , wherein said light shielding film is between said channel part of said bottom gate p-channel type thin film transistor and said resist pattern.

4. The apparatus of claim 1 , wherein:

said resist pattern has a plurality of contact holes;

said substrate includes a display region with a plurality of pixel electrodes connected to said bottom gate p-channel type thin film transistor through said contact holes and arranged in an array over said resist pattern, and a peripheral region arranged in the periphery of said display region; and

said bottom gate p-channel type thin film transistor is in said peripheral region.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 10, 2013
From: SONY CORPORATION
To: JAPAN DISPLAY WEST INC.
Reel/Frame 030192/0347 →