IP Library Patent Application 12851061
Patent Application
App. No. 12/851,061

METHOD AND SYSTEM FOR 3D VIDEO FORMAT CONVERSION

Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US None
App. No.
12/851,061
Abstract

A 3-dimensional (3D) video receiver may be operable to deinterlace a decompressed 3D video frame having a 3D video interlaced format to generate a first 3D video frame having a first 3D video progressive format. The generated first 3D video frame having the first 3D video progressive format may be converted to generate a second 3D video frame having a second 3D video progressive format. The generated first 3D video frame having the first 3D video progressive format may be scaled to generate the second 3D video frame having the second 3D video progressive format. When the 3D video receiver operates in an electronic program guide mode or a graphics over video mode, the generated second 3D video frame may be blended with graphics. The second 3D video frame comprising a 50Hz frame rate may be frame-rate upconverted to a third 3D video frame comprising a 60Hz frame rate.

Claims (42)

1 . A method for processing video, the method comprising:

in a 3-dimensional (3D) video receiver:

deinterlacing a decompressed 3D video frame having a 3D video interlaced format to generate a first 3D video frame having a first 3D video progressive format; and

converting said generated first 3D video frame having said first 3D video progressive format to generate a second 3D video frame having a second 3D video progressive format.

2 . The method according to claim 1 , comprising scaling said generated first 3D video frame having said first 3D video progressive format to generate said second 3D video frame having said second 3D video progressive format.

3 . The method according to claim 1 , wherein:

said 3D video interlaced format comprises side-by-side (half) 1080i60 format; and

said second 3D video progressive format comprises side-by-side (half) 720p60 format, top-and-bottom (half) 720p60 format and/or frame packing 720p60 format.

4 . The method according to claim 1 , wherein:

said 3D video interlaced format comprises side-by-side (half) 1080i50 format; and

said second 3D video progressive format comprises side-by-side (half) 720p50 format, top-and-bottom (half) 720p50 format and/or frame packing 720p50 format.

5 . The method according to claim 1 , wherein:

said 3D video interlaced format comprises side-by-side (half) 1080i60 format and/or side-by-side (half) 1080i50 format; and

said second 3D video progressive format comprises frame packing 720p60 format and/or frame packing 720p50 format.

6 . The method according to claim 1 , comprising determining when said 3D video receiver is operating in an electronic program guide (EPG) mode or in a graphics over video mode.

7 . The method according to claim 6 , comprising:

blending said generated second 3D video frame having said second 3D video progressive format with graphics when said 3D video receiver is operating in said EPG mode or in said graphics over video mode; and

when said graphics comprises 3D graphics, adjusting a depth of said 3D graphics and/or a depth of said generated second 3D video frame coordinately for a blended frame to provide better overall depth of said blended frame.

8 . The method according to claim 1 , comprising deinterlacing said decompressed 3D video frame having said 3D video interlaced format, which comprises a 50 Hz field rate, to generate said first 3D video frame having said first 3D video progressive format, which comprises a 50 Hz frame rate.

9 . The method according to claim 1 , comprising scaling said first 3D video frame having said first 3D video progressive format, which comprises a 50 Hz frame rate, to generate said second 3D video frame having said second 3D video progressive format, which comprises a 50 Hz frame rate.

10 . The method according to claim 1 , comprising frame-rate upconverting said second 3D video frame having said second 3D video progressive format, which comprises a 50 Hz frame rate, to generate a third 3D video frame having a third 3D video progressive format, which comprises a 60 Hz frame rate.

11 . A system for processing video, the system comprising:

one or more processors and/or circuits for use in a 3-dimensional (3D) video receiver, wherein said one or more processors and/or circuits are operable to:

deinterlace a decompressed 3D video frame having a 3D video interlaced format to generate a first 3D video frame having a first 3D video progressive format; and

convert said generated first 3D video frame having said first 3D video progressive format to generate a second 3D video frame having a second 3D video progressive format.

12 . The system according to claim 11 , wherein said one or more processors and/or circuits are operable to scale said generated first 3D video frame having said first 3D video progressive format to generate said second 3D video frame having said second 3D video progressive format.

13 . The system according to claim 11 , wherein:

said 3D video interlaced format comprises side-by-side (half) 1080i60 format; and

said second 3D video progressive format comprises side-by-side (half) 720p60 format, top-and-bottom (half) 720p60 format and/or frame packing 720p60 format.

14 . The system according to claim 11 , wherein:

said 3D video interlaced format comprises side-by-side (half) 1080i50 format; and

said second 3D video progressive format comprises side-by-side (half) 720p50 format, top-and-bottom (half) 720p50 format and/or frame packing 720p50 format.

15 . The system according to claim 11 , wherein;

said 3D video interlaced format comprises side-by-side (half) 1080i60 format and/or side-by-side (half) 1080i50 format; and

said second 3D video progressive format comprises frame packing 720p60 format and/or frame packing 720p50 format.

16 . The system according to claim 11 , wherein said one or more processors and/or circuits are operable to determine when said 3D video receiver is operating in an electronic program guide (EPG) mode or in a graphics over video mode.

17 . The system according to claim 16 , wherein said one or more processors and/or circuits are operable to:

blend said generated second 3D video frame having said second 3D video progressive format with graphics when said 3D video receiver is operating in said EPG mode or in said graphics over video mode; and

when said graphics comprises 3D graphics, adjust a depth of said 3D graphics and/or a depth of said generated second 3D video frame coordinately for a blended frame to provide better overall depth of said blended frame.

18 . The system according to claim 11 , wherein said one or more processors and/or circuits are operable to deinterlace said decompressed 3D video frame having said 3D video interlaced format, which comprises a 50 Hz field rate, to generate said first 3D video frame having said first 3D video progressive format, which comprises a 50 Hz frame rate.

19 . The system according to claim 11 , wherein said one or more processors and/or circuits are operable to scale said first 3D video frame having said first 3D video progressive format, which comprises a 50 Hz frame rate, to generate said second 3D video frame having said second 3D video progressive format, which comprises a 50 Hz frame rate.

20 . The system according to claim 11 , wherein said one or more processors and/or circuits are operable to frame-rate upconvert said second 3D video frame having said second 3D video progressive format, which comprises a 50 Hz frame rate, to generate a third 3D video frame having a third 3D video progressive format, which comprises a 60 Hz frame rate.

Assignments (4)
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS Recorded Feb 3, 2017
From: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
To: BROADCOM CORPORATION
Reel/Frame 041712/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 1, 2017
From: BROADCOM CORPORATION
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 041706/0001 →
PATENT SECURITY AGREEMENT Recorded Feb 11, 2016
From: BROADCOM CORPORATION
To: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
Reel/Frame 037806/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 23, 2010
From: CHEN, XUEMIN; PAYSON, CHRIS; NEUMAN, DARREN; HERRICK, JASON; JOHNSON, VAL SHAWN
To: BROADCOM CORPORATION
Reel/Frame 024869/0604 →