IP Library Granted Patent US 8,796,843
Granted Patent B1
US 8,796,843 · App. 12/855,274 · Granted Aug 5, 2014

RF and milimeter-wave high-power semiconductor device

Inventors: Dubravko I. Babic (Santa Clara, CA); Quentin E. Diduck (Ithaca, NY); Alex Schreiber (Campbell, CA)
Assignee: Element Six Technologies US Corporation
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,796,843
App. No.
12/855,274
Granted
Aug 5, 2014
Kind
B1
Abstract

High-power and high-frequency semiconductor devices require high signal integrity and high thermal conductance assembly technologies and packages. In particular, wide-gap-semiconductor devices on diamond benefit from spatially separate electrical and thermal connections. This application discloses assembly and package architectures that offer high signal integrity and high thermal conductance.

Claims (32)

1. An electronic device assembly comprising:

(a) a substrate having a top surface and a bottom surface, said top surface having an electrical trace, said substrate having an amount of bow defined as the maximum distance from any place on said top surface to a plane defined by the average height of the perimeter of said top surface;

(b) a wide-gap semiconductor device chip having a contact surface and a back surface, said contact surface of said semiconductor device chip mechanically attached by flip-chip bonding to said top surface of said substrate and said semiconductor device chip electrically coupled to said electrical trace;

(c) a package housing body in mechanical contact with said top surface of said substrate and not in mechanical contact with said semiconductor device chip, said package body having an electrical terminal electrically coupled to said electrical trace;

(d) a package cover in thermal contact with said back surface of said semiconductor device chip;

(e) a package lid;

(f) at least one metal foil having a thickness disposed between said package body and said package cover, and

(g) at least one bolt passing through the substrate, packaging housing body and at least one metal foil to the package cover such that the bolt provides firm mechanical contact between the substrate packaging housing body and at least one metal foil and the package cover, wherein said thickness of the at least one foil is selected so said amount of bow is at most 50 micrometers at 23° C.

2. The electronic device assembly of claim 1 , wherein a solder contact provides the thermal contact between said package cover and said back surface of said semiconductor device chip.

3. The electronic device assembly of claim 1 , wherein said semiconductor device chip includes at least one layer of wide-gap semiconductor disposed on synthetic diamond.

4. The electronic device assembly of claim 3 , wherein said wide-gap semiconductor is gallium nitride.

5. The electronic device assembly of claim 1 , wherein said semiconductor device chip is selected from the group consisting of a high-electron mobility transistor chip, a monolithic microwave integrated circuit chip, a high-power limited diode chip, and a high-power switching diode chip.

6. The electronic device assembly of claim 1 , wherein said substrate is a multilayered laminate having a plurality of laterally defined regions of different modulus of elasticity.

7. The electronic device assembly of claim 6 , wherein said regions of different modulus of elasticity are formed with a multilayered laminate with laterally-defined regions having different numbers of metalized layers.

8. The electronic device assembly of claim 1 , further comprising:

a spring disposed between said package lid and said bottom surface of said substrate, wherein said spring is under compression.

9. A semiconductor device package comprising:

(a) a substrate having a semiconductor device chip attached to its front surface, a metal trace disposed on said front surface, said metal trace electrically coupled to said semiconductor device chip;

(b) a package body in mechanical contact with said front surface of said substrate and having a terminal electrically coupled to said metal trace; and

(c) a package heatsink in direct thermal contact with said substrate, wherein said heatsink is mechanically fastened to said substrate; and wherein said substrate includes a dielectric layer proximal to said front surface of said substrate and a metal cladding distal to said front surface of said substrate, said front surface including an opening in said dielectric layer which exposes said metal cladding and said semiconductor device chip attached to said metal cladding within said opening in said dielectric.

10. The package of claim 9 , wherein said semiconductor device chip is selected from the group consisting of a high-electron mobility field-effect transistor chip, a high-power limiter diode chip, a switching diode chip, and a monolithically integrated microwave circuit chip.

11. The package of claim 9 , wherein said semiconductor device chip includes at least one layer of wide-gap semiconductor disposed on synthetic diamond.

12. The package of claim 11 , wherein said wide-gap semiconductor is gallium-nitride.

13. The package of claim 9 , wherein said semiconductor device is coupled to said metal trace using flip-chip bonding.

14. An electronic device assembly comprising:

(a) a substrate having a top surface and a bottom surface, said top surface having an electrical trace, said substrate having an amount of bow defined as the maximum distance from any place on said top surface to a plane defined by the average height of the perimeter of said top surface;

(b) a wide-gap semiconductor device chip having a contact surface and a back surface, said contact surface of said semiconductor device chip mechanically attached by flip-chip bonding to said top surface of said substrate and said semiconductor device chip electrically coupled to said electrical trace;

(c) a package housing body in mechanical contact with said top surface of said substrate and not in mechanical contact with said semiconductor device chip, said package body having an electrical terminal electrically coupled to said electrical trace;

(d) a package cover in thermal contact with said back surface of said semiconductor device chip;

(e) a package lid;

(f) at least one metal foil having a thickness disposed between said package body and said package cover, and

(g) wherein mechanical contact is provided between the substrate packaging housing body and at least one metal foil and the package cover, and wherein said thickness of the at least one foil is selected so said amount of bow is at most 50 micrometers at 23° C.

Assignments (5)
CORRECTIVE ASSIGNMENT TO CORRECT THE RECEIVING PARTY DATA PREVIOUSLY RECORDED AT REEL: 041113 FRAME: 0781. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Dec 19, 2018
From: RFHIC CORPORATION
To: RFHIC CORPORATION; AKASH SYSTEMS, INC.
Reel/Frame 047953/0428 →
TECHNOLOGY AGREEMENT. ASSIGNMENT OF INTELLECTUAL PROPERTY FOR COMMERCIAL SATELLITE SYSTEMS, SUBSYSTEMS, MODULES AND DEVICES Recorded Jan 13, 2017
From: RFHIC CORPORATION
To: AKASH SYSTEMS, INC.
Reel/Frame 041113/0781 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 3, 2016
From: ELEMENT SIX TECHNOLOGIES US CORPORATION
To: RFHIC CORPORATION
Reel/Frame 039916/0392 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 25, 2013
From: GROUP 4, LLC
To: ELEMENT SIX TECHNOLOGIES US CORPORATION
Reel/Frame 030876/0798 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 6, 2010
From: BABIC, DUBRAVKO; DIDUCK, QUENTIN E.; SCHREIBER, ALEX
To: GROUP4 LABS, LLC
Reel/Frame 025103/0479 →
Continuity (1)
Provisional Application 61233390 · Aug 12, 2009