IP Library Granted Patent US 8,299,826
Granted Patent B2
US 8,299,826 · App. 12/860,875 · Granted Oct 30, 2012

Phase locked loop circuitry having switched resistor loop filter circuitry, and methods of operating same

Assignee: SiTime Corporation
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,299,826
App. No.
12/860,875
Granted
Oct 30, 2012
Kind
B2
Abstract

Phase-locked loop circuitry to generate an output signal, the phase-locked loop circuitry comprising oscillator circuitry, switched resistor loop filter, coupled to the input of the oscillator circuitry (which, in one embodiment, includes a voltage-controlled oscillator), including a switched resistor network including at least one resistor and at least one capacitor, wherein an effective resistance of the switched resistor network is responsive to and increases as a function of one or more pulsing properties of a control signal (wherein pulse width and frequency (or period) are pulsing properties of the control signal), phase detector circuitry, having an output which is coupled to the switched resistor loop filter, to generate the control signal (which may be periodic or non-periodic). The phase-locked loop circuitry may also include frequency detection circuitry to provide a lock condition of the phase-locked loop circuitry. The frequency detection circuitry includes (i) circuitry to generate a signal which is representative of the frequency of the output signal of the phase-locked loop circuitry, (ii) comparison circuitry to compare the signal which is representative of the frequency of the output signal of the phase-locked loop circuitry to a reference input to the phase-locked loop circuitry, and (iii) a switched capacitor network including at least one capacitor.

Claims (23)

1. A phase-locked loop circuitry to generate an output signal, the phase-locked loop circuitry comprising:

oscillator circuitry having an input and an output;

switched resistor loop filter, having an output which is coupled to the input of the oscillator circuitry, wherein the switched resistor loop filter includes a switched resistor network including at least one resistor and at least one capacitor, wherein an effective resistance of the switched resistor network is responsive to and increases as a function of one or more pulsing properties of a control signal; and

phase detector circuitry, having an output which is coupled to the switched resistor loop filter, to generate the control signal.

2. The phase-locked loop circuitry of claim 1 wherein one of the pulsing properties of the control signal is a pulse on-time and wherein the pulse on-time of the control signal is shorter than an RC time constant of the switched resistor network.

3. The phase-locked loop circuitry of claim 1 wherein the control signal is periodic.

4. The phase-locked loop circuitry of claim 1 wherein the effective resistance of the switched resistor network is determined by an average pulse width and average frequency of the control signal.

5. The phase-locked loop circuitry of claim 4 wherein the control signal is non-periodic.

6. The phase-locked loop circuitry of claim 1 further including divider circuitry, disposed in a feedback path, to couple the output of the oscillator circuitry to an input of the phase detector circuitry.

7. The phase-locked loop circuitry of claim 1 wherein the oscillator circuitry includes a voltage-controlled oscillator.

8. A phase-locked loop circuitry to generate an output signal, the phase-locked loop circuitry comprising:

oscillator circuitry having an input and an output;

switched resistor loop filter, having an output which is coupled to the input of the oscillator circuitry, wherein the switched resistor loop filter includes a switched resistor network including a plurality of resistors, a plurality of capacitors and at least one switch, wherein an effective resistance of the switched resistor network is responsive to and increases as a function of one or more pulsing properties of a control signal;

phase detector circuitry, having an output which is coupled to the switched resistor loop filter, to generate the control signal; and

divider circuitry.

9. The phase-locked loop circuitry of claim 8 wherein one of the pulsing properties of the control signal is a pulse on-time and wherein the pulse on-time of the control signal is shorter than an RC time constant of the switched resistor network.

10. The phase-locked loop circuitry of claim 8 wherein the control signal is periodic.

11. The phase-locked loop circuitry of claim 8 wherein the effective resistance of the switched resistor network is determined by an average pulse width and average frequency of the control signal.

12. The phase-locked loop circuitry of claim 11 wherein the control signal is non-periodic.

13. The phase-locked loop circuitry of claim 8 wherein the oscillator circuitry includes a voltage-controlled oscillator.

14. The phase-locked loop circuitry of claim 8 wherein the divider circuitry includes a division factor so that the phase-locked loop circuitry, in operation, provides an integer-N multiple of the reference frequency, where N is greater than 1.

15. The phase-locked loop circuitry of claim 8 wherein the divider circuitry includes a division factor so that the phase-locked loop circuitry, in operation, provides a fractional-N multiple of the reference frequency, where the integer portion, N, is greater than 0 and the fractional component is within the range of 0 to 1.

16. The phase-locked loop circuitry of claim 8 wherein the oscillator circuitry, switched resistor loop filter, phase detector circuitry and divider circuitry are portions of a monolithic integrated circuit device.

Assignments (3)
RELEASE OF SECURITY INTEREST Recorded Nov 18, 2014
From: CAPITAL IP INVESTMENT PARTNERS LLC
To: SITIME CORPORATION
Reel/Frame 034201/0107 →
SECURITY INTEREST Recorded Jul 7, 2014
From: SITIME CORPORATION
To: CAPITAL IP INVESTMENT PARTNERS LLC
Reel/Frame 033279/0061 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 20, 2010
From: PERROTT, MICHAEL H.
To: SITIME CORPORATION
Reel/Frame 025013/0645 →
Continuity (2)
Provisional Application 61236682 · Aug 25, 2009
Related Publication 20110050301A1 · Mar 3, 2011