IP Library Granted Patent US 8,330,497
Granted Patent B1
US 8,330,497 · App. 12/897,444 · Granted Dec 11, 2012

Frequency monitoring systems and methods

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,330,497
App. No.
12/897,444
Granted
Dec 11, 2012
Kind
B1
Abstract

A frequency monitoring system comprises a plurality of circuit cards. Each circuit card, such as a primary multiplexer card and a backup or redundant multiplexer card, has an oscillator that provides a reference clock signal. On each circuit card, a respective frequency compare element is configured to receive a clock signal to be measured and to provide a frequency error signal indicating a frequency error of the clock signal relative to an average frequency of a plurality of reference clock signals. Accordingly, the frequency measurements for the circuit cards are based on the same reference frequency (e.g., the average frequency of the reference clock signals from the oscillators).

Claims (37)

1. A frequency monitoring system, comprising:

a frequency compare element configured to receive a clock signal;

a first oscillator for generating a first reference clock signal independent of the clock signal; and

a second oscillator for generating a second reference clock signal independent of the clock signal,

wherein the frequency compare element is configured to receive the first and second reference clock signals, and wherein the frequency compare element is further configured to measure a frequency error of the clock signal relative to an average frequency of the first and second reference clock signals and to transmit a first frequency error signal indicative of the frequency error.

2. The system of claim 1 , wherein the frequency compare element further comprises a first frequency monitoring element configured to compare the clock signal to the first reference clock signal, the first frequency monitoring element further configured to provide a second frequency error signal indicative of a frequency error of the clock signal relative to a frequency of the first reference clock signal, wherein the first frequency error signal is based on the second frequency error signal.

3. The system of claim 1 , wherein the oscillator is temperature compensated.

4. The system of claim 1 , further comprising a receiver coupled to a subscriber line, the receiver configured to receive a data signal from the subscriber line and to recover the clock signal from the data signal.

5. The system of claim 4 , further comprising:

a first circuit board on which the first oscillator and the receiver reside; and

a second circuit board on which the second oscillator resides.

6. A frequency monitoring system, comprising:

a first oscillator for providing a first reference clock signal;

a second oscillator for providing a second reference clock signal; and

a frequency compare element configured to receive a clock signal and the first and second reference clock signals, the frequency compare element further configured to measure a frequency error of the clock signal relative to an average frequency of the first and second reference clock signals and to transmit a first-frequency error signal indicative of the frequency error, wherein the frequency compare element further comprises a first frequency monitoring element configured to compare the clock signal to the first reference clock signal, the first frequency monitoring element further configured to provide a second frequency error signal indicative of a frequency error of the clock signal relative to a frequency of the first reference clock signal, wherein the first frequency error signal is based on the second frequency error signals and wherein the frequency compare element further comprises a second frequency monitoring element configured to compare the first reference clock signal to the second reference clock signal, the second frequency monitoring element further configured to provide a reference frequency offset signal based on a comparison of the first reference dock signal to the second reference clock signal.

7. The system of claim 6 , wherein the frequency compare element further comprises a divider configured to receive the reference frequency offset signal and divide a value of the reference frequency offset signal by a number thereby providing an average frequency offset signal indicative of an average difference between a frequency of the first reference clock signal and a frequency of the second reference clock signal.

8. The system of claim 7 , wherein the frequency compare element further comprises a summer configured to combine the second frequency error signal and the average frequency offset signal, thereby providing the frequency error signal.

9. A method for monitoring frequencies, comprising the steps of:

receiving a clock signal;

generating a first reference clock signal independent of the clock signal;

generating a second reference clock signal independent of the clock signal; and

providing a first frequency error signal based on the clock signal and the first and second reference clock signals, the first frequency error signal indicative of a frequency error of the clock signal relative to an average frequency of the first and second reference clock signals.

10. The method of claim 9 , further comprising the steps of comparing the clock signal to the first reference clock signal and providing a second frequency error signal indicative of a frequency error of the clock signal relative to a frequency of the first reference clock signal, wherein the first frequency error signal is based on the second frequency error signal.

11. The method of claim 9 , further comprising:

receiving a data signal from a subscriber line; and

recovering the clock signal from the data signal.

12. A method for monitoring frequencies, comprising the steps of:

receiving a first reference clock signal;

receiving a second reference clock signal;

receiving a clock signal;

providing a first frequency error signal based on the clock signal and the first and second reference clock signals, the first frequency error signal indicative of a frequency error of the clock signal relative to an average frequency of the first and second reference clock signals;

comparing the clock signal to the first reference clock signal;

providing a second frequency error signal indicative of a frequency error of the clock signal relative to a frequency of the first reference clock signal, wherein the first frequency error signal is based on the second frequency error signal; and

comparing the first and second reference clock signals and providing a reference frequency offset signal based on a comparison of the first and second reference clock signals.

13. The method of claim 12 , further comprising the step of dividing the reference frequency offset signal by a number thereby providing an average frequency offset signal.

14. The method of claim 13 , wherein the providing the first frequency error signal step comprises the step of combining the second frequency error signal and the average frequency offset signal.

15. The method of claim 13 , wherein the providing the first frequency error signal step comprises the step of subtracting the second frequency error signal and the average frequency offset signal.

Assignments (2)
SECURITY INTEREST Recorded Jul 18, 2022
From: ADTRAN, INC.
To: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS ADMINISTRATIVE AGENT
Reel/Frame 060692/0249 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 31, 2011
From: BUTCHER, JAMES S., MR.
To: ADTRAN, INC.
Reel/Frame 026053/0919 →