IP Library Granted Patent US 8,754,878
Granted Patent B2
US 8,754,878 · App. 12/897,529 · Granted Jun 17, 2014

Display substrate, method of manufacturing the display substrate and display device having the display substrate

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,754,878
App. No.
12/897,529
Granted
Jun 17, 2014
Kind
B2
Abstract

A display substrate includes a first storage line, a second storage line, a first data line, a second data line, a storage electrode, a first sub-storage electrode and a second sub-storage electrode. The first storage line is extended in a first direction. The second storage line is spaced apart from and parallel to the first storage line. The first data line is extended in a second direction. The second data line is spaced apart from and parallel to the first data line. The storage electrode is connected to the first and second storage lines, and extended in the second direction. The storage electrode is disposed on an interval area between the first and second data lines. The first sub-storage electrode is overlapped with a first area of the storage electrode. The second sub-storage electrode is overlapped with a second area of the storage electrode.

Claims (68)

1. A display substrate comprising:

a first storage line extended in a first direction on a base substrate;

a second storage line spaced apart from the first storage line and extended substantially in parallel with the first storage line;

a first gate line and a second gate line adjacent to the first storage line and the second storage line, respectively, and each extended in the first direction;

a first data line extended in a second direction crossing the first direction;

a second data line spaced apart from the first data line and extended substantially in parallel with the first data line;

a storage electrode extended from the first and second storage lines and in the second direction, and in a same layer as the first and second gate lines, the storage electrode being disposed on an interval area between the first and second data lines;

a first sub-storage electrode overlapped with a first area of the storage electrode; and

a second sub-storage electrode overlapped with a second area of the storage electrode.

2. The display substrate of claim 1 , further comprising:

a first pixel electrode electrically connected to the first sub-storage electrode, and disposed on a first pixel area between the first data line and the storage electrode; and

a second pixel electrode electrically connected to the second sub-storage electrode, and disposed on a second pixel area between the storage electrode and the second data line.

3. The display substrate of claim 2 , further comprising:

an organic layer disposed between the first sub-storage electrode and the first pixel electrode, and between the second sub-storage electrode and the second pixel electrode.

4. The display substrate of claim 2 , wherein

the first sub-storage electrode comprises:

a first electrode disposed overlapping the second storage line overlapped with the first pixel electrode; and

a second electrode overlapped with the first area of the storage electrode, and the second sub-storage electrode comprises:

a first electrode disposed overlapping the first storage line overlapped with the second pixel electrode; and

a second electrode overlapped with the second area of the storage electrode.

5. The display substrate of claim 2 , further comprising:

a first transistor connected to the second gate line, the first data line and the first pixel electrode; and

a second transistor connected to the first gate line, the first data line and the second pixel electrode.

6. The display substrate of claim 5 , further comprising:

a first compensation capacitor disposed adjacent to the first transistor and compensating a parasitic capacitance of the first transistor; and

a second compensation capacitor disposed adjacent to the second transistor and compensating a parasitic capacitance of the second transistor.

7. The display substrate of claim 1 , further comprising a light-shielding electrode extended in the second direction and disposed adjacent to an edge portion of the first data line or an edge portion of the second data line.

8. The display substrate of claim 7 , wherein the light-shielding electrode is connected to the first and second storage lines.

9. A method of manufacturing a display substrate, the method comprising:

forming in a same first layer, a first storage line extended in a first direction, a second storage line spaced apart from the first storage line and extended substantially in parallel with the first storage line, a storage electrode extended from the first and second storage lines and in a second direction crossing the first direction, a first gate line extended in the first direction and adjacent to the first storage line, and a second gate line parallel with the first gate line and adjacent to the second storage line, on a base substrate;

forming in a same second layer, a first data line extended in the second direction, a second data line spaced apart from the first data line and extended substantially in parallel with the first data line, a first sub-storage electrode overlapped with a first area of the storage electrode, and a second sub-storage electrode overlapped with a second area of the storage electrode; and

forming in a same third layer, a first pixel electrode electrically connected to the first sub-storage electrode, and a second pixel electrode electrically connected to the second sub-storage electrode, on an interval area between the first and second data lines.

10. The method of claim 9 , further comprising:

forming an organic layer between the first pixel electrode and the first sub-storage electrode, and between the second pixel electrode and the second sub-storage electrode.

11. The method of claim 9 , wherein

the first sub-storage electrode comprises:

a first electrode disposed overlapping the second storage line overlapped with the first pixel electrode; and

a second electrode overlapped with the first area of the storage electrode, and the second sub-storage electrode comprises:

a first electrode disposed overlapping the first storage line overlapped with the second pixel electrode; and

a second electrode overlapped with the second area of the storage electrode.

12. The method of claim 11 , further comprising:

forming a first transistor connected to the second gate line, the first data line and the first pixel electrode, and a second transistor connected to the first gate line, the first data line and the second pixel electrode.

13. The method of claim 12 , further comprising:

forming a first compensation capacitor on an area adjacent to the first transistor, and a second compensation capacitor on an area adjacent to the second transistor.

14. The method of claim 11 , wherein forming the storage electrode further comprises:

forming a light-shielding electrode on an area adjacent to an edge portion of the first data line, or an edge portion of the second data line, the light-shielding electrode being extended in the second direction.

15. The method of claim 14 , wherein the light-shielding electrode is connected to the first and second storage lines.

16. A display device comprising:

a display panel comprising:

a first storage line extended in a first direction;

a second storage line spaced apart from the first storage line and extended substantially in parallel with the first storage line;

a first gate line and a second gate line adjacent to the first storage line and the second storage line, respectively, and each extended in the first direction;

a first data line extended in a second direction crossing the first direction;

a second data line spaced apart from the first data line and extended substantially in parallel with the first data line;

a storage electrode extended from the first and second storage lines and in the second direction, and in a same layer as the first and second gate lines, the storage electrode disposed on an interval area between the first and second data lines;

a first sub-storage electrode overlapped with a first area of the storage electrode; and

a second sub-storage electrode overlapped with a second area of the storage electrode; and

a panel driving part applying data signals having polarities different from each other to the first data line and the second data line, during one frame.

17. The display device of claim 16 , wherein the display panel further comprises:

a first pixel electrode electrically connected to the first sub-storage electrode through a first hole disposed through an organic layer, the first pixel electrode disposed on a first pixel area between the first data line and the storage electrode; and

a second pixel electrode electrically connected to the second sub-storage electrode through a second hole disposed through the organic layer, the second pixel electrode being disposed on a second pixel area between the storage electrode and the second data line.

18. The display device of claim 17 , wherein

the first sub-storage electrode comprises:

a first electrode disposed overlapping the second storage line overlapped with the first pixel electrode; and

a second electrode overlapped with the first area of the storage electrode, and the second sub-storage electrode comprises:

a first electrode disposed overlapping the first storage line overlapped with the second pixel electrode; and

a second electrode overlapped with the second area of the storage electrode.

19. The display device of claim 17 , wherein the display panel further comprises a light-shielding electrode extended in the second direction and disposed adjacent to an edge portion of the first data line, or an edge portion of the second data line.

Assignments (4)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 4, 2026
From: TCL CHINA STAR OPTOELECTRONICS TECHNOLOGY CO., LTD.
To: LONESTAR CRYSTAL DISPLAY LLC
Reel/Frame 074944/0730 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 21, 2022
From: SAMSUNG DISPLAY CO., LTD.
To: TCL CHINA STAR OPTOELECTRONICS TECHNOLOGY CO., LTD.
Reel/Frame 060778/0543 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 11, 2012
From: SAMSUNG ELECTRONICS CO., LTD.
To: SAMSUNG DISPLAY CO., LTD.
Reel/Frame 029151/0055 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 5, 2010
From: KWON, YEONG-KEUN
To: SAMSUNG ELECTRONICS CO., LTD
Reel/Frame 025090/0886 →