IP Library Granted Patent US 9,035,922
Granted Patent B2
US 9,035,922 · App. 12/900,195 · Granted May 19, 2015

Display device

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,035,922
App. No.
12/900,195
Granted
May 19, 2015
Kind
B2
Abstract

A display device includes a driver circuit monolithically integrated in a display panel. The display panel has a plurality of pixel units and signal lines; and a driver circuit including a first circuit element and a second circuit element integrally formed on the display panel and electrically connected to each other, wherein patterning density of the first circuit element and patterning density of the second circuit element would be substantially different from each other if the first and second circuit elements were laid out as concentrated individual circuit elements, but where the driver layout includes at least two spaced apart first circuit element regions over which the first circuit element is distributively formed and the driver layout includes an interposed second circuit element region in which at least part of the second circuit element is formed.

Claims (38)

1. A display device comprising:

a display panel including a plurality of pixel units and signal lines operatively coupled to the pixel units; and

a driver circuit that is disposed outside an area of the pixel units, is integrally formed on the display panel, and is electrically connected to at least a subset of the signal lines, the driver circuit having a first circuit element and a second circuit element that are electrically connected to each other,

wherein a conductive feature layout density of the first circuit element and a conductive feature layout density of the second circuit element are substantially different from each other,

wherein a portion of the second circuit element is interposed between two portions of the first circuit element that are electrically connected to each other,

wherein the two portions of the first circuit element are configured to receive a same signal as each other,

wherein the portion of the second circuit element is adjacent to the two portions of the first circuit element, and

wherein the first circuit element defines at least part of a transistor, source electrodes of the two portions of the first circuit element are configured to receive the same signal, and the second circuit element defines at least part of a capacitor.

2. The display device of claim 1 , wherein

the driver circuit includes a gate driver having a plurality of output units structured to output corresponding gate signals.

3. The display device of claim 2 , wherein

opposed plates of the capacitor are respectively electrically connected to gate and source electrodes of the transistor.

4. The display device of claim 3 , wherein

the transistor is laid out so as to be constituted by a plurality of spaced apart sub-transistor units,

respective gate electrodes of the plurality of sub-transistor units are connected to each other, respective source electrodes of the plurality of sub-transistor units are connected to each other, and respective drain electrodes of the plurality of sub-transistor units are connected to each other, and

one of the two portions of the first circuit element includes a line of plural sub-transistor units.

5. The display device of claim 4 , further comprising

an ohmic contact layer and a semiconductive layer positioned under the source electrodes and the drain electrodes of the plurality of sub-transistor units,

wherein the ohmic contact layer and the semiconductive layer, except for a channel portion of the semiconductive layer, have same plane shapes as the corresponding source electrodes and the drain electrodes.

6. The display device of claim 1 , wherein

the transistor includes a plurality of sub-transistor units,

respective gate electrodes of the plurality of sub-transistor units are connected to each other, respective source electrodes of the plurality of sub-transistor units are connected to each other, and respective drain electrodes of the plurality of sub-transistor units are connected to each other, and

one of the two portions of the first circuit element includes a plurality of spaced apart sub-transistor units.

7. The display device of claim 1 , wherein

the first circuit element includes a capacitor, and the second circuit element includes a transistor.

8. The display device of claim 7 , wherein

two plates of the capacitor are respectively connected to a gate portion and a source portion of the transistor.

9. The display device of claim 8 , wherein

the transistor includes a plurality of sub-transistor units,

respective gate electrodes of the plurality of sub-transistor units are connected to each other, respective source electrodes of the plurality of sub-transistor units are connected to each other, and respective drain electrodes of the plurality of sub-transistor units are connected to each other, and

the second circuit element includes at least one sub-transistor unit transistor.

10. The display device of claim 7 , wherein

the transistor includes a plurality of sub-transistor units,

respective gate electrodes of the plurality of sub-transistor units are connected to each other, respective source electrodes of the plurality of sub-transistor units are connected to each other, and respective drain electrodes of the plurality of sub-transistor units are connected to each other, and

the second circuit element includes a plurality of spaced apart sub-transistor units.

11. The display device of claim 1 , wherein

the signal lines include a plurality of gate lines arranged to transmit corresponding gate signals to corresponding ones of the pixel units, and

the driver includes a gate driver including an output unit supplying the gate signals to the gate lines.

Assignments (4)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 4, 2026
From: TCL CHINA STAR OPTOELECTRONICS TECHNOLOGY CO., LTD.
To: LONESTAR CRYSTAL DISPLAY LLC
Reel/Frame 074944/0730 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 21, 2022
From: SAMSUNG DISPLAY CO., LTD.
To: TCL CHINA STAR OPTOELECTRONICS TECHNOLOGY CO., LTD.
Reel/Frame 060778/0543 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 21, 2012
From: SAMSUNG ELECTRONICS CO., LTD.
To: SAMSUNG DISPLAY CO., LTD.
Reel/Frame 028999/0636 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 7, 2010
From: KIM, KWI HYUN; SONG, YOUNG-GOO
To: SAMSUNG ELECTRONICS CO., LTD.
Reel/Frame 025109/0634 →