IP Library Granted Patent US 8,692,836
Granted Patent B2
US 8,692,836 · App. 12/900,596 · Granted Apr 8, 2014

Computer system and processing method utilizing graphics processing unit with ECC and non-ECC memory switching capability

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,692,836
App. No.
12/900,596
Granted
Apr 8, 2014
Kind
B2
Abstract

Computer systems and methods that utilize a GPU whose operation is able to switch between ECC and non-ECC memory operations on demand. The computer system includes a graphics processing unit and a memory controller and local memory that are functionally integrated with the graphics processing unit. The memory controller has at least two operating modes comprising a first memory access mode that uses error checking and correction when accessing the local memory, and a second memory access mode that does not use error checking and correction when accessing the local memory. The memory controller is further operable to switch the operation of the memory controller between the first and second memory access modes without rebooting the computer system.

Claims (23)

1. A computer system comprising a graphics processing unit and a memory controller and local memory functionally integrated with the graphics processing unit, at least the graphics processing unit and the local memory being located on a graphics card, the memory controller having at least two operating modes comprising a first memory access mode that uses error checking and correction when accessing the local memory, and a second memory access mode that does not use error checking and correction when accessing the local memory, the memory controller being further operable to switch the operation of the memory controller between the first and second memory access modes without rebooting the computer system.

2. The computer system of claim 1 , wherein the memory controller is adapted to flush the contents of the local memory prior to switching between the first and second memory access modes.

3. The computer system of claim 1 , wherein the memory controller is adapted to switch between the first and second memory access modes when initiated by an application running on the computer system.

4. The computer system of claim 3 , wherein the memory controller is adapted to switch between the first and second memory access modes based on a type of the application running on the computer system.

5. The computer system of claim 1 , wherein the memory controller is adapted to use the first memory access mode for general purpose computing or 3D CAD applications, and is adapted to use the second memory access mode for 3D gaming applications.

6. The computer system of claim 1 , wherein the memory controller has a redundant memory data path that is activated in the first memory access mode to store error checking and correction data and is disabled in the second memory access mode.

7. The computer system of claim 1 , wherein the memory controller is configured to use a portion of a data path used in the second memory access mode as an error checking and correction data path for storing error checking and correction data in the first memory access mode.

8. A method comprising using the memory controller of claim 1 to switch between the first and second memory access modes without rebooting the computer system.

9. The method of claim 8 , further comprising flushing the contents of the local memory prior to switching between the first and second memory access modes.

10. The method of claim 8 , wherein switching between the first and second memory access modes is initiated by an application running on the computer system.

11. The method of claim 10 , wherein the first memory access mode is used if the application is a general purpose computing application or a 3D CAD application and the second memory access mode is used if the application is a 3D gaming application.

12. The computer system of claim 10 , wherein switching between the first and second memory access modes is based on a type of the application running on the computer system.

13. A method of using a computer system comprising a graphics processing unit and a memory controller and local memory functionally integrated with the graphics processing unit, at least the graphics processing unit and the local memory being located on a graphics card, the method comprising:

launching a software application;

detecting whether the application is a general purpose computing application or a 3D gaming application; and

causing the memory controller to operate in one of at least two operating modes comprising a first memory access mode that uses error checking and correction when accessing the local memory and a second memory access mode that does not use error checking and correction when accessing the local memory, the memory controller operating in the first memory access mode if the application was detected to be a general purpose computing application or a 3D CAD application, the memory controller operating in the second memory access mode if the application was detected to be a 3D gaming application.

14. The method of claim 13 , further comprising switching the operation of the memory controller between the first and second memory access modes without rebooting the computer system.

15. The method of claim 14 , further comprising flushing the contents of the local memory prior to switching between the first and second memory access modes.

16. The method of claim 15 , wherein switching from the second memory access mode to the first memory access mode includes activating a redundant memory data path for error checking and correction data.

17. The method of claim 15 , wherein switching from the second memory access mode to the first memory access mode includes disabling a portion of a memory data path used in the second memory access mode, and then re-enabling the portion of the memory data path as an error checking and correction data path for storing error checking and correction data in the first memory access mode.

18. The method of claim 17 , further comprising reconfiguring an execution unit of the graphics processing unit as error checking and correction engine.

19. The method of claim 13 , wherein the detecting step comprises using a software entry in the application to determine whether the memory controller is caused to operate in the first or second memory access mode.

20. The method of claim 13 , wherein the detecting step comprises using a software entry in a driver of the graphics processing unit to determine whether the memory controller is caused to operate in the first or second memory access mode.

Assignments (12)
MERGER Recorded Jan 22, 2021
From: TOSHIBA MEMORY CORPORATION
To: K.K. PANGEA
Reel/Frame 055659/0471 →
CHANGE OF NAME AND ADDRESS Recorded Jan 22, 2021
From: TOSHIBA MEMORY CORPORATION
To: KIOXIA CORPORATION
Reel/Frame 055669/0001 →
CHANGE OF NAME AND ADDRESS Recorded Jan 22, 2021
From: K.K. PANGEA
To: TOSHIBA MEMORY CORPORATION
Reel/Frame 055669/0401 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 22, 2017
From: TOSHIBA CORPORATION
To: TOSHIBA MEMORY CORPORATION
Reel/Frame 043620/0430 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 14, 2016
From: OCZ STORAGE SOLUTIONS, INC.
To: TOSHIBA CORPORATION
Reel/Frame 038434/0371 →
RELEASE OF SECURITY INTEREST BY BANKRUPTCY COURT ORDER (RELEASES REEL/FRAME 031611/0168) Recorded Apr 8, 2014
From: COLLATERAL AGENTS, LLC
To: OCZ TECHNOLOGY GROUP, INC.
Reel/Frame 032640/0455 →
RELEASE OF SECURITY INTEREST BY BANKRUPTCY COURT ORDER (RELEASES REEL/FRAME 030092/0739) Recorded Apr 8, 2014
From: HERCULES TECHNOLOGY GROWTH CAPITAL, INC.
To: OCZ TECHNOLOGY GROUP, INC.
Reel/Frame 032640/0284 →
CORRECTIVE ASSIGNMENT TO CORRECT THE EXECUTION DATE AND ATTACH A CORRECTED ASSIGNMENT DOCUMENT PREVIOUSLY RECORDED ON REEL 032365 FRAME 0920. ASSIGNOR(S) HEREBY CONFIRMS THE THE CORRECT EXECUTION DATE IS JANUARY 21, 2014. Recorded Mar 18, 2014
From: OCZ TECHNOLOGY GROUP, INC.
To: TAEC ACQUISITION CORP.
Reel/Frame 032461/0486 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 27, 2014
From: OCZ TECHNOLOGY GROUP, INC.
To: TAEC ACQUISITION CORP.
Reel/Frame 032365/0920 →
CHANGE OF NAME Recorded Feb 27, 2014
From: TAEC ACQUISITION CORP.
To: OCZ STORAGE SOLUTIONS, INC.
Reel/Frame 032365/0945 →
SECURITY AGREEMENT Recorded Nov 11, 2013
From: OCZ TECHNOLOGY GROUP, INC.
To: COLLATERAL AGENTS, LLC
Reel/Frame 031611/0168 →
SECURITY AGREEMENT Recorded May 14, 2012
From: OCZ TECHNOLOGY GROUP, INC.
To: WELLS FARGO CAPITAL FINANCE, LLC, AS AGENT
Reel/Frame 028440/0866 →