Performance of signature-based diagnosis for logic BIST
View Patent ↗Techniques are disclosed for reducing the set of initial candidates in signature based diagnosis methodology. These techniques are based on a unique way of making optimum use of information from logic back-cone tracing along with equations that describe the test response compactor.
1. A method of signature-based diagnosis, comprising:
receiving a signature generated by a test response compactor in a circuit, the signature having one or more failing bits;
generating pseudo failing bits based on the signature and compactor equations associated with the test response compactor;
determining initial candidate locations in the circuit based on the one or more failing bits and the pseudo failing bits; and
performing a simulation using the initial candidate locations to derive candidate defect locations in the circuit.
2. The method recited in claim 1 , wherein the generating pseudo failing bits comprises:
determining inconsistent scan cells based on the signature and compactor equations associated with the test response compactor; and
deriving pseudo failing bits based on the inconsistent scan cells.
3. The method recited in claim 2 , wherein the determining inconsistent scan cells comprises:
determining reduced compactor equations based on the signature and compactor equations associated with the test response compactor; and
deriving inconsistent scan cells based on the reduced compactor equations.
4. The method recited in claim 1 , wherein the determining initial candidate locations comprises:
determining scan cells associated with the one or more failing bits and the pseudo failing bits using the compactor equations and
derive initial candidate locations by performing logic back-cone tracing operations based on the scan cells.
5. The method recited in claim 4 , wherein the performing logic back-cone tracing operations comprises:
determining super variables based on the scan cells;
determining unions of logic back cones for each of subsets of the super variables, one of the subsets of the super variables corresponding to one of the failing bits; and
forming intersections of the unions to derive initial candidate locations.
6. The method recited in claim 4 , wherein the performing logic back-cone tracing operations comprises:
determining unions of logic back cones for each of subsets of the scan cells, one of the subsets of the scan cells corresponding to one of the failing bits; and
forming intersections of the unions to derive initial candidate locations.
7. A method of signature-based diagnosis, comprising:
receiving a signature generated by a test response compactor in a circuit, the signature having one or more failing bits;
determining scan cells that are in one or more compactor equations for the one or more failing bits;
determining inconsistent scan cells based on the signature and compactor equations associated with the test response compactor;
determining initial candidate locations in the circuit based on the scan cells and the inconsistent scan cells; and
performing a simulation using the initial candidate locations to derive candidate defect locations in the circuit.
8. The method recited in claim 7 , wherein the determining inconsistent scan cells comprises:
determining reduced compactor equations based on the signature and compactor equations associated with the test response compactor; and
deriving inconsistent scan cells based on the reduced compactor equations.
9. The method recited in claim 7 , wherein the determining initial candidate locations comprises:
determining first candidate locations based on the scan cells;
determining second candidate locations in an exclusive logic back-cone of the inconsistent scan cells; and
deriving initial candidate locations by removing second candidate locations from the first candidate locations.
10. The method recited in claim 7 , wherein the scan cells are super variables and the inconsistent scan cells are inconsistent super variables.
11. A processor-readable medium storing processor-executable instructions for causing one or more processors to perform a method of signature-based diagnosis, the method comprising:
receiving a signature generated by a test response compactor in a circuit, the signature having one or more failing bits;
generating pseudo failing bits based on the signature and compactor equations associated with the test response compactor;
determining initial candidate locations in the circuit based on the one or more failing bits and the pseudo failing bits; and
performing a simulation using the initial candidate locations to derive candidate defect locations in the circuit.
12. The processor-readable medium recited in claim 11 , wherein the generating pseudo failing bits comprises:
determining inconsistent scan cells based on the signature and compactor equations associated with the test response compactor; and
deriving pseudo failing bits based on the inconsistent scan cells.
13. The processor-readable medium recited in claim 12 , wherein the determining inconsistent scan cells comprises:
determining reduced compactor equations based on the signature and compactor equations associated with the test response compactor; and
deriving inconsistent scan cells based on the reduced compactor equations.
14. The processor-readable medium recited in claim 11 , wherein the determining initial candidate locations comprises:
determining scan cells associated with the one or more failing bits and the pseudo failing bits using the compactor equations and
derive initial candidate locations by performing logic back-cone tracing operations based on the scan cells.
15. The processor-readable medium recited in claim 14 , wherein the performing logic back-cone tracing operations comprises:
determining super variables based on the scan cells;
determining unions of logic back cones for each of subsets of the super variables, one of the subsets of the super variables corresponding to one of the failing bits; and
forming intersections of the unions to derive initial candidate locations.
16. The processor-readable medium recited in claim 14 , wherein the performing logic back-cone tracing operations comprises:
determining unions of logic back cones for each of subsets of the scan cells, one of the subsets of the scan cells corresponding to one of the failing bits; and
forming intersections of the unions to derive initial candidate locations.
17. A processor-readable medium storing processor-executable instructions for causing one or more processors to perform a method of signature-based diagnosis, the method comprising:
receiving a signature generated by a test response compactor in a circuit, the signature having one or more failing bits;
determining scan cells that are in one or more compactor equations for the one or more failing bits;
determining inconsistent scan cells based on the signature and compactor equations associated with the test response compactor;
determining initial candidate locations in the circuit based on the scan cells and the inconsistent scan cells; and
performing a simulation using the initial candidate locations to derive candidate defect locations in the circuit.
18. The processor-readable medium recited in claim 17 , wherein the determining inconsistent scan cells comprises:
determining reduced compactor equations based on the signature and compactor equations associated with the test response compactor; and
deriving inconsistent scan cells based on the reduced compactor equations.
19. The processor-readable medium recited in claim 17 , wherein the determining initial candidate locations comprises:
determining first candidate locations based on the scan cells;
determining second candidate locations in an exclusive logic back-cone of the inconsistent scan cells; and
deriving initial candidate locations by removing second candidate locations from the first candidate locations.
20. The processor-readable medium recited in claim 17 , wherein the scan cells are super variables and the inconsistent scan cells are inconsistent super variables.