IP Library Granted Patent US 8,772,896
Granted Patent B2
US 8,772,896 · App. 12/926,484 · Granted Jul 8, 2014

Semiconductor photodetector that causes avalanche multiplication to occur only at photodetector portion located at central portion of mesa structure

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,772,896
App. No.
12/926,484
Granted
Jul 8, 2014
Kind
B2
Abstract

In order to improve reliability by preventing an edge breakdown in a semiconductor photodetector having a mesa structure such as a mesa APD, the semiconductor photodetector includes a mesa structure formed on a first semiconductor layer of the first conduction type formed on a semiconductor substrate, the mesa structure including a light absorbing layer for absorbing light, an electric field buffer layer for dropping an electric field intensity, an avalanche multiplication layer for causing avalanche multiplication to occur, and a second semiconductor layer of the second conduction type, wherein the thickness of the avalanche multiplication layer at the portion in the vicinity of the side face of the mesa structure is made thinner than the thickness at the central portion of the mesa structure.

Claims (8)

1. A semiconductor photodetector comprising a mesa structure formed on a first semiconductor layer of the first conduction type formed on a semiconductor substrate, said mesa structure including:

a light absorbing layer for absorbing light;

an electric field buffer layer for dropping

an electric field intensity;

an avalanche multiplication layer for causing avalanche multiplication to occur; and

a second semiconductor layer of the second conduction type,

wherein said electric field buffer layer has a portion in the vicinity of the side face of said mesa structure, in which the carrier concentration is lower than that in other portions and has uniform thickness, and

wherein said electric field buffer layer is an n-type semiconductor layer and the portion in the vicinity of the side face of said mesa structure is doped with a p-type impurity.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 28, 2021
From: FUJITSU LIMITED
To: SUMITOMO ELECTRIC DEVICE INNOVATIONS, INC.,
Reel/Frame 056381/0842 →
CHANGE OF NAME Recorded May 2, 2011
From: EUDYNA DEVICES, INC.
To: SUMITOMO ELECTRIC DEVICE INNOVATIONS, INC.
Reel/Frame 026214/0341 →