IP Library Granted Patent US 8,482,347
Granted Patent B2
US 8,482,347 · App. 12/930,487 · Granted Jul 9, 2013

Amplifier with reduced on/off transient and multi-point offset compensation

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,482,347
App. No.
12/930,487
Granted
Jul 9, 2013
Kind
B2
Abstract

Disclosed is an amplifier designed to substantially reduce an ON/OFF transient. The amplifier comprises a drive block that includes a pre-driver and an output stage. The amplifier also comprises a bypass circuit that is coupled to an output of the pre-driver. The bypass circuit of the amplifier is selectively activated to reduce the ON/OFF transient. The bypass circuit may comprise an auxiliary output stage that can be coupled to provide selective activation. The amplifier may also be configured to provide multi-point offset compensation. Also disclosed is a related method. The amplifier and the related method may be incorporated into an audio amplifier used in a cellular telephone or other mobile audio device.

Claims (37)

1. An amplifier to reduce an ON/OFF transient, said amplifier comprising:

a drive block comprising a pre-driver and an output stage; and

a bypass circuit coupling an output of said pre-driver to a selectable bypass feedback branch;

said bypass circuit selectively activated to reduce said ON/OFF transient;

wherein said bypass circuit is activated independently of an activation of said selectable bypass feedback branch.

2. The amplifier of claim 1 , wherein said bypass circuit is coupled between said output of said pre-driver and an output of said amplifier.

3. The amplifier of claim 1 , wherein said selectable bypass feedback branch is coupled between said output of said pre-driver and an input of said drive block.

4. The amplifier of claim 1 , wherein said ON/OFF transient comprises a pop/click audio interference corresponding to a transition of said amplifier from a first power state to a second power state.

5. The amplifier of claim 4 , wherein said first power state comprises an ON state, and said second power state comprises an OFF state.

6. The amplifier of claim 1 , wherein said bypass circuit comprises an auxiliary output stage and at least one switch.

7. The amplifier of claim 1 , further comprising a ground connection switch operable to selectively couple an output of said amplifier to a ground reference.

8. The amplifier of claim 1 , wherein said amplifier is configured as an audio amplifier.

9. The amplifier of claim 1 , further comprising an offset compensation circuit to compensate for a bias voltage difference between said amplifier and a reference level.

10. The amplifier of claim 9 , wherein said offset compensation circuit is configured to provide a multi-point offset compensation.

11. The amplifier of claim 9 , further comprising a variable gain circuit, wherein said offset compensation circuit is coupled to an input of said amplifier and to an input of said variable gain circuit.

12. The amplifier of claim 11 , wherein said offset compensation circuit comprises:

a first offset compensation circuit coupled to an output of said amplifier and a first end of said variable gain circuit, said first end coupled to an input of an amplification stage of said amplifier;

a second offset compensation circuit coupled to said output of said amplifier and a second end of said variable gain circuit;

at least one of said first offset compensation circuit and said second offset compensation circuit including an offset correction loop and a digital-to-analog converter (DAC).

13. A method for reducing an ON/OFF transient of an amplifier, said method comprising:

activating a bypass circuit of said amplifier, when a pre-driver of said amplifier is in an ON state, wherein said bypass circuit couples said pre-driver to a selectable bypass feedback branch and is activated independently of an activation of said selectable bypass feedback branch;

changing a power state of an output stage of said amplifier from a first state to a second state; and

deactivating said bypass circuit.

14. The method of claim 13 , wherein said bypass circuit is coupled between an output of said pre-driver and an output of said amplifier.

15. The method of claim 14 , wherein activating said bypass circuit comprises:

powering ON said bypass circuit; and

coupling said bypass circuit to said output of said amplifier.

16. The method of claim 14 , wherein deactivating said bypass circuit comprises:

decoupling said bypass circuit from said output of said amplifier; and

powering OFF said bypass circuit.

17. The method of claim 13 , wherein said selectable bypass feedback branch is coupled between an output of said pre-driver and an input of an amplifier drive block including said pre-driver.

18. The method of claim 13 , further comprising configuring said pre-driver to be in an ON state.

19. The method of claim 13 , further comprising performing a multi-point offset compensation.

20. The method of claim 19 , wherein performing said Multi-point offset compensation comprises:

correcting a first voltage offset between an output of said amplifier output and a reference level;

modifying the gain of a variable gain circuit coupled to an input of said amplifier; and

correcting a second voltage offset between said output of said amplifier and said reference level.

Assignments (6)
CORRECTIVE ASSIGNMENT TO CORRECT THE EFFECTIVE DATE OF MERGER TO 09/05/2018 PREVIOUSLY RECORDED AT REEL: 047230 FRAME: 0133. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER. Recorded Oct 29, 2018
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 047630/0456 →
MERGER Recorded Oct 4, 2018
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 047230/0133 →
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS Recorded Feb 3, 2017
From: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
To: BROADCOM CORPORATION
Reel/Frame 041712/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 1, 2017
From: BROADCOM CORPORATION
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 041706/0001 →
PATENT SECURITY AGREEMENT Recorded Feb 11, 2016
From: BROADCOM CORPORATION
To: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
Reel/Frame 037806/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 11, 2011
From: MEHR, IURI; GALAL, SHERIF; BROOKS, TODD L
To: BROADCOM CORPORATION
Reel/Frame 025798/0860 →