IP Library Granted Patent US 9,099,344
Granted Patent B2
US 9,099,344 · App. 12/949,353 · Granted Aug 4, 2015

Fabrication for electroplating thick metal pads

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,099,344
App. No.
12/949,353
Granted
Aug 4, 2015
Kind
B2
Abstract

A method of electroplating includes forming a seed region to be electroplated on a first portion of a substrate, forming a ground plane on a second portion of a substrate, electrically isolating the ground plane from the seed region, electroplating the region, wherein electroplating includes causing the ground plane and the region to make electrical connection, and then removing the ground plane region on the second portion of the substrate, but not removing the electrical isolation. This creates a structure having a substrate, a passivation layer on the substrate, and at least one electroplated, metal region on the substrate such that there is contiguous contact between the metal region and the passivation layer. And, after an additional flip-chip assembly to a bond pad/heat sinking chip, results in a device having a bond pad chip having bond pads, solder beads formed on the bond pads, and a component connected to the bond pads by the solder beads. Wherein, the component has a substrate, a passivation layer on the substrate, and at least one electroplated, metal region on the substrate such that there is contiguous contact between the metal region and the passivation layer.

Claims (21)

1. A structure, comprising:

a substrate having a mesa;

an active region on the substrate adjacent the mesa;

a first metal seed layer on the mesa in electrical contact with an n-type semiconductor;

a second metal seed layer on the active region on the substrate in electrical contact with a p-type semiconductor and isolated from the first metal seed layer;

a passivation layer on the substrate and the seed layers; and

at least one electroplated, metal contact pad in contact with the first metal seed layer and at least one electroplated, metal contact pad in contact with the second metal seed layer such that there is contiguous contact between the metal contact pads and the passivation layer and between the seed layers and the passivation layer, the metal contact pad in contact with the first metal seed layer and the metal contact pad in contact with the second metal seed layer being on a same plane.

2. The structure of claim 1 , wherein the metal contact pads are a portion of a light emitting diode structure.

3. The structure of claim 1 , wherein the substrate comprises a sapphire substrate.

4. The structure of claim 1 , wherein during manufacture the structure includes a ground plane and the passivation layer is resistant to a ground plane material etchant used to remove the ground plane.

5. A device, comprising:

a bond pad chip having bond pads;

solder beads formed on the bond pads; and

a component connected to the bond pads by the solder beads, the component comprising:

a substrate having a mesa;

an active region on the substrate adjacent the mesa;

a first metal seed layer on the mesa in electrical contact with an n-type semiconductor;

a second metal seed layer on the active region on the substrate in electrical contact with a p-type semiconductor and isolated from the first metal seed layer;

a passivation layer on the substrate and the seed layers; and

at least one electroplated, metal contact pad in contact with the first metal seed layer and at least one electroplated, metal contact pad in contact with the second metal seed layer such that there is contiguous contact between the metal contact pads and the passivation layer and between the seed layers and the passivation layer, the metal contact pad in contact with the first metal seed layer and the metal contact pad in contact with the second metal seed layer being on a same plane.

6. The device of claim 5 , wherein the component comprises a light emitting diode.

Assignments (9)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 6, 2025
From: XEROX CORPORATION
To: GENESEE VALLEY INNOVATIONS, LLC
Reel/Frame 073842/0479 →
SECOND LIEN NOTES PATENT SECURITY AGREEMENT Recorded Jul 2, 2025
From: XEROX CORPORATION
To: U.S. BANK TRUST COMPANY, NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Reel/Frame 071785/0550 →
FIRST LIEN NOTES PATENT SECURITY AGREEMENT Recorded Apr 11, 2025
From: XEROX CORPORATION
To: U.S. BANK TRUST COMPANY, NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Reel/Frame 070824/0001 →
SECURITY INTEREST Recorded Feb 13, 2024
From: XEROX CORPORATION
To: CITIBANK, N.A., AS COLLATERAL AGENT
Reel/Frame 066741/0001 →
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT RF 064760/0389 Recorded Feb 13, 2024
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: XEROX CORPORATION
Reel/Frame 068261/0001 →
SECURITY INTEREST Recorded Nov 20, 2023
From: XEROX CORPORATION
To: JEFFERIES FINANCE LLC, AS COLLATERAL AGENT
Reel/Frame 065628/0019 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVAL OF US PATENTS 9356603, 10026651, 10626048 AND INCLUSION OF US PATENT 7167871 PREVIOUSLY RECORDED ON REEL 064038 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Jun 28, 2023
From: PALO ALTO RESEARCH CENTER INCORPORATED
To: XEROX CORPORATION
Reel/Frame 064161/0001 →
SECURITY INTEREST Recorded Jun 22, 2023
From: XEROX CORPORATION
To: CITIBANK, N.A., AS COLLATERAL AGENT
Reel/Frame 064760/0389 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 20, 2023
From: PALO ALTO RESEARCH CENTER INCORPORATED
To: XEROX CORPORATION
Reel/Frame 064038/0001 →