IP Library Granted Patent US 8,476,626
Granted Patent B2
US 8,476,626 · App. 12/949,641 · Granted Jul 2, 2013

Semiconductor memory device including semiconductor and oxide semiconductor transistors

Inventors: Shunpei Yamazaki (Tokyo, JP); Jun Koyama (Kanagawa, JP); Kiyoshi Kato (Kanagawa, JP)
Assignee: Semiconductor Energy Laboratory Co., Ltd.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,476,626
App. No.
12/949,641
Granted
Jul 2, 2013
Kind
B2
Abstract

It is an object to provide a semiconductor device with a novel structure. The semiconductor device includes memory cells connected to each other in series and a capacitor. One of the memory cells includes a first transistor connected to a bit line and a source line, a second transistor connected to a signal line and a word line, and a capacitor connected to the word line. The second transistor includes an oxide semiconductor layer. A gate electrode of the first transistor, one of a source electrode and a drain electrode of the second transistor, and one electrode of the capacitor are connected to one another.

Claims (98)

1. A semiconductor device comprising:

a source line;

a bit line;

a signal line; and

a word line,

wherein a plurality of memory cells are connected in series between the source line and the bit line,

wherein one of the plurality of memory cells comprises a first transistor comprising a first gate electrode, a first source electrode, and a first drain electrode, a second transistor comprising a second gate electrode, a second source electrode, and a second drain electrode, and a capacitor,

wherein the first transistor is provided in a substrate containing a semiconductor material,

wherein the second transistor comprises an oxide semiconductor layer,

wherein the first gate electrode, one of the second source electrode and the second drain electrode, and one electrode of the capacitor are electrically connected to one another,

wherein the source line and the first source electrode are electrically connected to each other,

wherein the bit line and the first drain electrode are electrically connected to each other,

wherein the signal line and the second gate electrode are electrically connected to each other, and

wherein the word line, the other of the second source electrode and the second drain electrode, and the other electrode of the capacitor are electrically connected to one another.

2. The semiconductor device according to claim 1 , wherein the second transistor comprises the second gate electrode over the substrate containing the semiconductor material, a second gate insulating layer over the second gate electrode, the oxide semiconductor layer over the second gate insulating layer, and the second source electrode and the second drain electrode which are electrically connected to the oxide semiconductor layer.

3. The semiconductor device according to claim 1 , wherein the substrate containing the semiconductor material is a single crystal semiconductor substrate or an SOI substrate.

4. The semiconductor device according to claim 1 , wherein the semiconductor material is silicon.

5. The semiconductor device according to claim 1 , wherein the oxide semiconductor layer comprises an In—Ga—Zn—O-based oxide semiconductor material.

6. The semiconductor device according to claim 1 , wherein the oxide semiconductor layer contains a crystal of In 2 Ga 2 ZnO 7 .

7. The semiconductor device according to claim 1 , wherein hydrogen concentration of the oxide semiconductor layer is less than or equal to 5×10 19 atoms/cm 3 .

8. The semiconductor device according to claim 1 , wherein off-state current of the second transistor is less than or equal to 1×10 −13 A.

9. A semiconductor device comprising:

a source line;

a bit line;

a signal line;

a word line;

a first selection line;

a second selection line;

a third transistor comprising a third gate electrode, the third gate electrode electrically connected to the first selection line; and

a fourth transistor comprising a fourth gate electrode, the fourth gate electrode electrically connected to the second selection line,

wherein a plurality of memory cells are connected in series between the source line and the bit line,

wherein one of the plurality of memory cells comprises a first transistor comprising a first gate electrode, a first source electrode, and a first drain electrode, a second transistor comprising a second gate electrode, a second source electrode, and a second drain electrode, and a capacitor,

wherein the first transistor is provided in a substrate containing a semiconductor material,

wherein the second transistor comprises an oxide semiconductor layer;

wherein the first gate electrode, one of the second source electrode and the second drain electrode, and one electrode of the capacitor are electrically connected to one another,

wherein the source line and the first source electrode are electrically connected to each other,

wherein the bit line and the first drain electrode are electrically connected to each other,

wherein the bit line is electrically connected to the first drain electrode through the third transistor,

wherein the source line is electrically connected to the first source electrode through the fourth transistor,

wherein the signal line and the second gate electrode are electrically connected to each other; and

wherein the word line, the other of the second source electrode and the second drain electrode, and the other electrode of the capacitor are electrically connected to one another.

10. The semiconductor device according to claim 9 , wherein the second transistor comprises the second gate electrode over the substrate containing the semiconductor material, a second gate insulating layer over the second gate electrode, the oxide semiconductor layer over the second gate insulating layer, and the second source electrode and the second drain electrode which are electrically connected to the oxide semiconductor layer.

11. The semiconductor device according to claim 9 , wherein the substrate containing the semiconductor material is a single crystal semiconductor substrate or an SOI substrate.

12. The semiconductor device according to claim 9 , wherein the semiconductor material is silicon.

13. The semiconductor device according to claim 9 , wherein the oxide semiconductor layer comprises an In—Ga—Zn—O-based oxide semiconductor material.

14. The semiconductor device according to claim 9 , wherein the oxide semiconductor layer contains a crystal of In 2 Ga 2 ZnO 7 .

15. The semiconductor device according to claim 9 , wherein hydrogen concentration of the oxide semiconductor layer is less than or equal to 5×10 19 atoms/cm 3 .

16. The semiconductor device according to claim 9 , wherein off-state current of the second transistor is less than or equal to 1×10 −13 A.

17. A semiconductor device comprising:

a source line;

a bit line;

a signal line; and

a word line,

wherein a plurality of memory cells are connected in series between the source line and the bit line;

wherein one of the plurality of memory cells comprises a first transistor comprising a first gate electrode, a first source electrode, and a first drain electrode, a second transistor comprising a second gate electrode, a second source electrode, and a second drain electrode, and a capacitor,

wherein the first transistor is provided in a substrate containing a semiconductor material,

wherein the second transistor comprises an oxide semiconductor layer,

wherein the first gate electrode, one of the second source electrode and the second drain electrode, and one electrode of the capacitor are electrically connected to one another,

wherein the source line and the first source electrode are electrically connected to each other,

wherein the bit line and the first drain electrode are electrically connected to each other,

wherein the first transistor comprises a channel formation region provided in the substrate containing the semiconductor material, impurity regions provided so as to interpose the channel formation region, a first gate insulating layer over the channel formation region, the first gate electrode over the first gate insulating layer, and the first source electrode and the first drain electrode which are electrically connected to the impurity regions,

wherein the signal line and the second gate electrode are electrically connected to each other; and

wherein the word line, the other of the second source electrode and the second drain electrode, and the other electrode of the capacitor are electrically connected to one another.

18. The semiconductor device according to claim 17 , wherein the second transistor comprises the second gate electrode over the substrate containing the semiconductor material, a second gate insulating layer over the second gate electrode, the oxide semiconductor layer over the second gate insulating layer, and the second source electrode and the second drain electrode which are electrically connected to the oxide semiconductor layer.

19. The semiconductor device according to claim 17 , wherein the substrate containing the semiconductor material is a single crystal semiconductor substrate or an SOI substrate.

20. The semiconductor device according to claim 17 , wherein the semiconductor material is silicon.

21. The semiconductor device according to claim 17 , wherein the oxide semiconductor layer comprises an In—Ga—Zn—O-based oxide semiconductor material.

22. The semiconductor device according to claim 17 , wherein the oxide semiconductor layer contains a crystal of In 2 Ga 2 ZnO 7 .

23. The semiconductor device according to claim 17 , wherein hydrogen concentration of the oxide semiconductor layer is less than or equal to 5×10 19 atoms/cm 3 .

24. The semiconductor device according to claim 17 , wherein off-state current of the second transistor is less than or equal to 1×10 −13 A.

25. A semiconductor device comprising:

a source line;

a bit line;

a signal line;

a word line;

a first selection line;

a second selection line;

a third transistor comprising a third gate electrode, the third gate electrode electrically connected to the first selection line; and

a fourth transistor comprising a fourth gate electrode, the fourth gate electrode electrically connected to the second selection line,

wherein a plurality of memory cells are connected in series between the source line and the bit line,

wherein one of the plurality of memory cells comprises a first transistor comprising a first gate electrode, a first source electrode, and a first drain electrode, a second transistor comprising a second gate electrode, a second source electrode, and a second drain electrode, and a capacitor,

wherein the first transistor is provided in a substrate containing a semiconductor material,

wherein the second transistor comprises an oxide semiconductor layer,

wherein the first gate electrode, one of the second source electrode and the second drain electrode, and one electrode of the capacitor are electrically connected to one another,

wherein the source line and the first source electrode are electrically connected to each other,

wherein the bit line and the first drain electrode are electrically connected to each other,

wherein the bit line is electrically connected to the first drain electrode through the third transistor,

wherein the source line is electrically connected to the first source electrode through the fourth transistor,

wherein the first transistor comprises a channel formation region provided in the substrate containing the semiconductor material, impurity regions provided so as to interpose the channel formation region, a first gate insulating layer over the channel formation region, the first gate electrode over the first gate insulating layer, and the first source electrode and the first drain electrode which are electrically connected to the impurity regions,

wherein the signal line and the second gate electrode are electrically connected to each other; and

wherein the word line, the other of the second source electrode and the second drain electrode, and the other electrode of the capacitor are electrically connected to one another.

26. The semiconductor device according to claim 25 , wherein the second transistor comprises the second gate electrode over the substrate containing the semiconductor material, a second gate insulating layer over the second gate electrode, the oxide semiconductor layer over the second gate insulating layer, and the second source electrode and the second drain electrode which are electrically connected to the oxide semiconductor layer.

27. The semiconductor device according to claim 25 , wherein the substrate containing the semiconductor material is a single crystal semiconductor substrate or an SOI substrate.

28. The semiconductor device according to claim 25 , wherein the semiconductor material is silicon.

29. The semiconductor device according to claim 25 , wherein the oxide semiconductor layer comprises an In—Ga—Zn—O-based oxide semiconductor material.

30. The semiconductor device according to claim 25 , wherein the oxide semiconductor layer contains a crystal of In 2 Ga 2 ZnO 7 .

31. The semiconductor device according to claim 25 , wherein hydrogen concentration of the oxide semiconductor layer is less than or equal to 5×10 19 atoms/cm 3 .

32. The semiconductor device according to claim 25 , wherein off-state current of the second transistor is less than or equal to 1×10 −13 A.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 28, 2010
From: YAMAZAKI, SHUNPEI; KOYAMA, JUN; KATO, KIYOSHI
To: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.
Reel/Frame 025544/0240 →
Priority Claims (1)
JP 2009-264615 · Nov 20, 2009 · national
Continuity (1)
Related Publication 20110121286A1 · May 26, 2011