IP Library Patent Application 12961170
Patent Application
App. No. 12/961,170

THIN FILM TRANSITOR SUBSTRATE AND METHOD OF MANUFACTURING THE SAME

Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US None
App. No.
12/961,170
Abstract

A method of manufacturing a thin film transistor (“TFT”) substrate includes forming a first conductive pattern group including a gate electrode on a substrate, forming a gate insulating layer on the first conductive pattern group, forming a semiconductor layer and an ohmic contact layer on the gate insulating layer by patterning an amorphous silicon layer and an oxide semiconductor layer, forming a second conductive pattern group including a source electrode and a drain electrode on the ohmic contact layer by patterning a data metal layer, forming a protection layer including a contact hole on the second conductive pattern group, and forming a pixel electrode on the contact hole of the protection layer. The TFT substrate including the ohmic contact layer formed of an oxide semiconductor is further provided.

Claims (27)

1 . A method of manufacturing a thin film transistor substrate, the method comprising:

forming a first conductive pattern group including a gate electrode on a substrate;

forming a gate insulating layer on the first conductive pattern group;

forming a semiconductor layer and an ohmic contact layer on the gate insulating layer by patterning an amorphous silicon layer and an oxide semiconductor layer, respectively;

forming a second conductive pattern group including a source electrode and a drain electrode on the ohmic contact layer by patterning a data metal layer;

forming a protection layer including a contact hole on the second conductive pattern group; and

forming a pixel electrode electrically connected to a portion of the drain electrode through the contact hole on the protection layer.

2 . The method of claim 1 , wherein, in forming the second conductive pattern group, the data metal layer and the ohmic contact layer are simultaneously patterned by a wet etching.

3 . The method of claim 1 , wherein forming the ohmic contact layer includes patterning the oxide semiconductor layer formed of zinc oxide.

4 . The method of claim 3 , wherein forming the ohmic contact layer includes adding any one of elements of group I, group III, group V, and group VII in periodic table to the zinc oxide.

5 . The method of claim 1 , wherein forming the ohmic contact layer includes patterning the oxide semiconductor layer formed of indium oxide.

6 . The method of claim 1 , wherein forming the ohmic contact layer includes patterning the oxide semiconductor layer formed of indium tin oxide.

7 . The method of claim 1 , wherein forming the ohmic contact layer includes patterning the oxide semiconductor layer formed of indium zinc oxide.

8 . The method of claim 1 , wherein forming the ohmic contact layer includes patterning the oxide semiconductor layer formed of an amorphous oxide semiconductor.

9 . A method of manufacturing a thin film transistor substrate, the method comprising:

forming a first conductive pattern group including a gate electrode on a substrate;

sequentially depositing a gate insulating layer, an amorphous silicon layer, an oxide semiconductor layer, and a data metal layer on the first conductive pattern group;

forming a second conductive pattern group including a semiconductor layer, an ohmic contact layer, a source electrode, and a drain electrode by patterning the amorphous silicon layer, the oxide semiconductor layer, and the data metal layer, respectively;

forming a protection layer including a contact hole on the second conductive pattern group; and

forming a pixel electrode electrically connected to a portion of the drain electrode through the contact hole on the protection layer.

10 . The method of claim 9 , wherein, in forming the second conductive pattern group, the data metal layer and the ohmic contact layer are simultaneously patterned by a wet etching.

11 . The method of claim 9 , wherein forming the ohmic contact layer includes patterning the oxide semiconductor layer formed of zinc oxide.

12 . The method of claim 11 , wherein forming the ohmic contact layer includes adding any one of elements of group I, group III, group V, and group VII in periodic table to the zinc oxide.

13 . The method of claim 9 , wherein forming the ohmic contact layer includes patterning the oxide semiconductor layer formed of indium oxide.

14 . The method of claim 9 , wherein forming the ohmic contact layer includes patterning the oxide semiconductor layer formed of indium tin oxide.

15 . The method of claim 9 , wherein forming the ohmic contact layer includes patterning the oxide semiconductor layer formed of indium zinc oxide.

16 . The method of claim 9 , wherein forming the ohmic contact layer includes patterning the oxide semiconductor layer formed of an amorphous oxide semiconductor.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 11, 2012
From: SAMSUNG ELECTRONICS CO., LTD.
To: SAMSUNG DISPLAY CO., LTD.
Reel/Frame 029151/0055 →