IP Library Granted Patent US 8,013,431
Granted Patent B2
US 8,013,431 · App. 12/962,196 · Granted Sep 6, 2011

Semiconductor power module package with temperature sensor mounted thereon and method of fabricating the same

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,013,431
App. No.
12/962,196
Granted
Sep 6, 2011
Kind
B2
Abstract

Provided are a semiconductor power module package and a method of fabricating the same. The semiconductor power module package includes a substrate, semiconductor chips arranged on a top surface of the substrate, and a temperature sensor mounted on a top surface of at least one of the semiconductor chips. The semiconductor chips and the temperature sensor are electrically connected to each other through leads. A sealing material covers the top surface of the substrate, the semiconductor chips, and the temperature sensor except for portions of the leads and a bottom surface of the substrate. The temperature sensor may include a thermistor, and the thermistor may include first and second electrode terminals connected to corresponding leads of the leads. A first wiring pattern may be in contact with the first electrode terminal, and a second wiring pattern may be in contact with the second electrode terminal.

Claims (25)

1. A semiconductor power module package comprising:

a substrate;

at least one semiconductor chip arranged on a top surface of the substrate;

a temperature sensor mounted on a top surface of the at least one semiconductor chip, the temperature sensor further comprises a first and second electrode terminals;

a plurality of leads including a first and second leads electrically connected to the first and second electrode terminals of the temperature sensor, respectively;

an adhesive sheet attached to the top surface of the at least one semiconductor chip and disposed between the temperature sensor and the top surface of the at least one semiconductor chip; and

first and second wiring patterns attached to a top surface of the adhesive sheet, wherein the first and second wiring patterns are electrically connected the first and second electrode terminals of the temperature sensor through solders, respectively.

2. The semiconductor power module package of claim 1 , further comprising:

a sealing material covering the top surface of the substrate, the at least one semiconductor chip, and the temperature sensor except for portions of the plurality of leads and a bottom surface of the substrate.

3. The semiconductor power module package of claim 1 , wherein the temperature sensor comprises a thermistor.

4. The semiconductor power module package of claim 1 wherein the first and second leads are electrically connected to the first and second wiring patterns through wires, respectively.

5. The semiconductor power module package of claim 1 , wherein the first and second wiring patterns comprise metal patterns.

6. The semiconductor power module package of claim 1 , wherein the first and second wiring patterns comprise copper (Cu) patterns.

7. The semiconductor power module package of claim 1 , wherein the adhesive sheet comprises an insulation sheet having a high thermal conductivity.

8. The semiconductor power module package of claim 1 , wherein the substrate comprises:

a ceramic insulation layer;

an upper conductive layer disposed on a top surface of the ceramic insulation layer; and

a lower conductive layer deposited on a bottom surface of the ceramic insulation layer.

9. The semiconductor power module package of claim 8 , further comprising a heat sink, wherein the heat sink is coupled to the lower conductive layer.

10. The semiconductor power module package of claim 8 , wherein the upper conductive layer comprises a plurality of electrically separated conductive patterns.

11. The semiconductor power module package of claim 10 , wherein the plurality of conductive patterns comprise copper (Cu) patterns.

12. The semiconductor power module package of claim 10 , wherein solder pads are disposed between the at least one semiconductor chip and the top surfaces of the plurality of electrically separated conductive patterns.

13. The semiconductor power module package of claim 1 wherein the plurality of leads further comprise a third lead electrically connected to the at least one semiconductor chip.

14. The semiconductor power module package of claim 1 , wherein the at least one semiconductor chip is a semiconductor power chip.

15. The semiconductor power module package of claim 1 , further comprising at least one semiconductor control chip.

Assignments (3)
RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 04481, FRAME 0541 Recorded Jun 22, 2023
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC; FAIRCHILD SEMICONDUCTOR CORPORATION
Reel/Frame 064072/0459 →
PATENT SECURITY AGREEMENT Recorded Nov 17, 2017
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC; FAIRCHILD SEMICONDUCTOR CORPORATION
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 044481/0541 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 2, 2017
From: FAIRCHILD KOREA SEMICONDUCTOR, LTD.
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 044361/0205 →