IP Library Granted Patent US 8,482,937
Granted Patent B2
US 8,482,937 · App. 12/962,948 · Granted Jul 9, 2013

Switching control circuits with valley lock for power converters

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,482,937
App. No.
12/962,948
Granted
Jul 9, 2013
Kind
B2
Abstract

A switching control circuit for a switching power converter is provided. The switching control circuit is coupled to a switching device and an auxiliary winding of a transformer. The switching control circuit includes a valley detecting circuit, a valley lock circuit, and a PWM circuit. The valley detecting circuit is coupled to receive a reflected voltage signal from the auxiliary winding of the transformer for outputting a control signal in response to the reflected voltage signal. The valley lock circuit is coupled to receive the control signal for outputting a judging signal in response to the control signal during a first period and a second period following the first period. The PWM circuit outputs a switching signal in response to the judging signal.

Claims (63)

1. A switching control circuit for a switching power converter, the switching control circuit being coupled to a switching device and an auxiliary winding of a transformer, wherein the switching control circuit comprises:

a valley detecting circuit coupled to receive a reflected voltage signal from the auxiliary winding of the transformer for outputting a control signal in response to the reflected voltage signal;

a valley lock circuit coupled to receive the control signal for outputting a judging signal in response to the control signal during a first period and a second period following the first period; and

a pulse width modulation (PWM) circuit outputting a switching signal in response to the judging signal.

2. The switching control circuit as claimed in claim 1 , further comprising:

a minimum off-time circuit coupled to receive a feedback signal for generating a minimum off-time signal; and

a unlock circuit coupled to receive the minimum off-time signal and the control signal for generating a unlock signal;

wherein the minimum off-time signal is correlated to the feedback signal, the unlock signal is correlated to the minimum off-time signal and the control signal.

3. The switching control circuit as claimed in claim 2 , wherein the unlock circuit comprises:

a detecting circuit coupled to receive the control signal for outputting a max voltage signal; and

a limiting circuit coupled to receive the minimum off-time signal for generating the unlock signal in response to the max voltage signal.

4. The switching control circuit as claimed in claim 2 , wherein the minimum off-time circuit comprises:

a first comparator coupled to receive the feedback signal and a threshold voltage for comparison;

an inverter coupled to an output of the first comparator;

a first switch coupled to receive the feedback signal and controlled by the output of the first comparator;

a second switch coupled to receive the threshold voltage and controlled by the output of the first comparator through the inverter;

a third switch coupled to the first and second switches and controlled by the switching signal;

a current source and a capacitor coupled in series between a power and a ground;

a second comparator coupled to a joint point between the current source and the capacitor and receiving a reference voltage for comparison; and

an OR gate coupled to an output of the second comparator and receiving the switching signal for generating the minimum off-time signal.

5. The switching control circuit as claimed in claim 1 , wherein the valley detecting circuit comprises:

a switch coupled to the auxiliary winding of the transformer through a resistor for receiving the reflected voltage signal from the resistor while the switching device is turned off;

a first current mirror coupled to the switch for transforming a first current flowing through the switch into a second current;

a sampling resistor coupled to the first current mirror for receiving the second current and generating a peak voltage signal; and

a comparator coupled to the sampling resistor for comparing the peak voltage signal and a threshold voltage and outputting the control signal.

6. The switching control circuit as claimed in claim 1 , wherein valley lock circuit comprises:

a counter coupled to receive the control signal for counting a number of valleys of the reflected voltage signal during each of the first and second periods and generating data according to a counting result;

a register coupled to the counter for saving the data related to the number of valleys of the reflected voltage signal during the first period;

a subtractor coupled to the counter and the register for receiving and performing a subtraction operation to the data related to the number of valleys of the reflected voltage signal during the second period and the data related to the number of valleys of the reflected voltage signal during the first period to generate subtraction result data; and

an arbitrator coupled to receive the subtraction result data for arbitration to generate the judging signal.

7. A switching power converter comprising:

a switching device controlled by a switching signal;

a transformer having a primary winding and an auxiliary winding;

a switching control circuit coupled to the switching device and the auxiliary winding of the transformer, wherein the switching control circuit comprises:

a valley detecting circuit coupled to receive a reflected voltage signal from the auxiliary winding of the transformer for outputting a control signal in response to the reflected voltage signal, wherein the reflected voltage signal is generated from a resistor coupled to the auxiliary winding of the transformer while the switching device is turned off;

a valley lock circuit coupled to receive the control signal for outputting a judging signal in response to the control signal during a first period and a second period following the first period; and

a PWM circuit coupled to the valley lock circuit for receiving the judging signal and outputting the switching signal to turn on the switching device in response to the judging signal.

8. The switching power converter as claimed in claim 7 , wherein the switching control circuit further comprises:

a minimum off-time circuit coupled to receive a feedback signal for generating a minimum off-time signal; and

a unlock circuit coupled to receive the minimum off-time signal and the control signal for generating a unlock signal;

wherein the minimum off-time signal is correlated to the feedback signal, the unlock signal is correlated to the minimum off-time signal and the control signal.

9. The switching power converter as claimed in claim 8 , wherein the unlock circuit comprises:

a detecting circuit coupled to receive the control signal for outputting a max voltage signal; and

a limiting circuit coupled to receive the minimum off-time signal for generating the unlock signal in response to the max voltage signal.

10. The switching power converter as claimed in claim 8 , wherein the minimum off-time circuit comprises:

a first comparator coupled to receive the feedback signal and a threshold voltage for comparison;

an inverter coupled to an output of the first comparator;

a first switch coupled to receive the feedback signal and controlled by the output of the first comparator;

a second switch coupled to receive the threshold voltage and controlled by the output of the first comparator through the inverter;

a third switch coupled to the first and second switches and controlled by the switching signal;

a current source and a capacitor coupled in series between a power and a ground;

a second comparator coupled to a joint point between the current source and the capacitor and receiving a reference voltage for comparison; and

an OR gate coupled to an output of the second comparator and receiving the switching signal for generating the minimum off-time signal.

11. The switching power converter as claimed in claim 7 , wherein the valley detecting circuit comprises:

a switch coupled to the auxiliary winding of the transformer through the resistor for receiving the reflected voltage signal from the resistor while the switching device is turned off;

a first current mirror coupled to the switch for transforming a first current flowing through the switch into a second current;

a sampling resistor coupled to the first current mirror for receiving the second current and generating a peak voltage signal; and

a comparator coupled to the sampling resistor for comparing the peak voltage signal and a threshold voltage and outputting the control signal.

12. The switching power converter as claimed in claim 7 , wherein valley lock circuit comprises:

a counter coupled to receive the control signal for counting a number of valleys of the reflected voltage signal during each of the first and second periods and generating data according to a counting result;

a register coupled to the counter for saving the data related to the number of valleys of the reflected voltage signal during the first period;

a subtractor coupled to the counter and the register for receiving and performing a subtraction operation to the data related to the number of valleys of the reflected voltage signal during the second period and the data related to the number of valleys of the reflected voltage signal during the first period to generate subtraction result data; and

an arbitrator coupled to receive the subtraction result data for arbitration to generate the judging signal.

Assignments (5)
RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT RECORDED AT REEL 046410, FRAME 0933 Recorded Jun 22, 2023
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC; FAIRCHILD SEMICONDUCTOR CORPORATION
Reel/Frame 064072/0001 →
PATENT SECURITY AGREEMENT Recorded Jun 22, 2018
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 046410/0933 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 25, 2017
From: FAIRCHILD (TAIWAN) CORPORATION (FORMERLY SYSTEM GENERAL CORPORATION)
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 042328/0318 →
CHANGE OF NAME Recorded May 3, 2016
From: SYSTEM GENERAL CORPORATION
To: FAIRCHILD (TAIWAN) CORPORATION
Reel/Frame 038599/0043 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 8, 2010
From: LIN, CHAO-CHIH; SU, YING-CHIEH; HSU, JHIH-DA; YEH, CHIA-YO; WANG, WEI-TING
To: SYSTEM GENERAL CORPORATION
Reel/Frame 025478/0564 →