IP Library Granted Patent US 8,078,128
Granted Patent B2
US 8,078,128 · App. 12/972,219 · Granted Dec 13, 2011

Selectable capacitance circuit

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,078,128
App. No.
12/972,219
Granted
Dec 13, 2011
Kind
B2
Abstract

A voltage-controlled capacitor and methods for forming the same are described. A mechanical conductor membrane of the voltage-controlled capacitor is movable to and from a first position and a second position. An amount of capacitance can vary with the movement of the mechanical conductor membrane. A microelectromechanical systems (MEMS) voltage-controlled capacitor can be used in a variety of applications, such as, but not limited to, RF switches and RF attenuators.

Claims (24)

1. A capacitor having a selectable capacitance comprising:

a signal conductor;

a first mechanical conductor membrane coupled to a first bias configured to control positioning of the first mechanical conductor membrane relative to the signal conductor; and

a second mechanical conductor membrane coupled to a second bias configured to control positioning of the second mechanical conductor membrane relative to the signal conductor independent of the positioning of the first mechanical conductor membrane,

wherein a capacitance is defined by a combination of the positioning of the first mechanical conductor membrane and the positioning of the second mechanical conductor membrane.

2. The capacitor of claim 1 , further comprising:

a substrate assembly; and

a layer of dielectric material coupled to the signal conductor.

3. The capacitor of claim 2 , further comprising:

a first plurality of posts disposed between the substrate assembly and the first mechanical conductor membrane and disposed between two or more ends anchoring the first mechanical conductor membrane, where the first plurality of posts support the first mechanical conductor membrane; and

a second plurality of posts disposed between the substrate assembly and the second mechanical conductor membrane and disposed between two or more ends anchoring the second mechanical conductor membrane, where the second plurality of posts support the second mechanical conductor membrane.

4. The capacitor of claim 3 , wherein the first plurality of posts have a first height that is greater than a second height of the second plurality of posts.

5. The capacitor of claim 3 , wherein the first plurality of posts have a first spacing distance that is greater than a second spacing distance of the second plurality of posts.

6. The capacitor of claim 1 wherein the signal conductor comprises a non-transparent material.

7. The capacitor of claim 1 wherein a material for the signal conductor comprises at least one of silver, copper, gold, aluminum, or combinations thereof.

8. The capacitor of claim 1 wherein a material for the signal conductor has a resistivity of less than 1×10 −6 ohm-meters (Ω-m).

9. The capacitor of claim 1 wherein a material for the signal conductor has a resistivity of less than 0.1×10 −6 ohm-meters (Ω-m).

10. The capacitor of claim 1 , wherein the signal conductor has a thickness in the range of 0.5 to 5 micrometers.

11. The capacitor of claim 1 , wherein a plurality of signal conductors and a plurality of mechanical conductor membranes are arranged in rows and columns.

12. A capacitor having a selectable capacitance comprising:

means for conducting a signal;

a first means for adjusting capacitance coupled to a first means for controlling positioning of the first capacitance adjusting means relative to the conducting means; and

a second means for adjusting capacitance coupled to a second means for controlling positioning of the second capacitance adjusting means relative to the conducting means independent of the positioning of the first capacitance adjusting means,

wherein a capacitance is defined by a combination of the positioning of the first capacitance adjusting means and the positioning of the second capacitance adjusting means.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 31, 2016
From: QUALCOMM MEMS TECHNOLOGIES, INC.
To: SNAPTRACK, INC.
Reel/Frame 039891/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 1, 2011
From: IDC, LLC
To: QUALCOMM MEMS TECHNOLOGIES, INC.
Reel/Frame 025753/0557 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 29, 2010
From: FLOYD, PHILIP D.
To: IDC, LLC
Reel/Frame 025606/0926 →