IP Library Granted Patent US 8,254,424
Granted Patent B2
US 8,254,424 · App. 12/973,754 · Granted Aug 28, 2012

Semiconductor having enhanced carbon doping

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,254,424
App. No.
12/973,754
Granted
Aug 28, 2012
Kind
B2
Abstract

Methods for fabricating semiconductors with enhanced strain. One embodiment includes fabrication of a semiconductor device with an epitaxial structure. The epitaxial structure is formed with one or more semiconductor layers. One or more of the layers includes a dopant including small quantities of Al and repeated delta doping during expitaxial growth to form periods where surfaces are group III rich.

Claims (46)

1. A method of fabricating a VCSEL epitaxial structure including epitaxial layers, the method comprising:

forming a bottom mirror on a substrate wherein forming the bottom mirror comprises forming alternating layers of materials with different indices of refraction;

forming a first conduction layer region of a first conductivity type on the bottom mirror;

forming an active layer region that contains quantum wells on the first conduction layer region;

forming a doped second conduction layer region of a second conductivity type on the active layer region;

forming a top mirror on the second conduction layer region; and

applying a dopant including small quantities of A1 and repeated delta doping during epitaxial growth.

2. The method as recited in claim 1 , wherein the delta doping includes common carbon sources including CBr 4 , CCl 4 , and the mixed compounds CBr x Cl 4-x where x is an integer 0-4.

3. The method as recited in claim 1 , wherein a resulting sheet resistance of the conduction layers in the second conduction layer region is about 250 ohms/square>Rs>100 ohms/square.

4. The method as recited in claim 1 , wherein the thickness of conduction layers in the second conduction layer region is about 25 nm.

5. The method as recited in claim 1 , wherein three conduction layers are included in the second conduction layer region.

6. The method as recited in claim 1 , comprising forming the second conduction layer region to include a plurality of conduction layers, each conduction layer comprising a dopant including Al and repeated delta doping.

7. The method as recited in claim 1 , comprising forming the VCSEL to operate at wavelengths above about 1260 nm.

8. The method as recited in claim 1 , comprising forming the VCSEL to operate at wavelengths above about 830 nm.

9. The method as recited in claim 1 , comprising:

forming the second conduction layer region to include at least one spacer layer to be positioned among a plurality of conduction layers; and

forming the at least one spacer layer to be modulation doped to enhance conductivity of the second conduction layer region.

10. A method of forming a semiconductor device, the method comprising:

forming an epitaxial structure having a conduction layer region coupled to a DBR mirror on a substrate and to an active layer region containing quantum wells, the conduction layer region includes a first conduction layer and a spacer layer adjacent to the first conduction layer,

wherein forming the conduction layer region includes:

forming the first conduction layer to include a dopant including Al and repeated delta doping using an amphoteric dopant source during epitaxial growth, and to be more heavily doped than the spacer layer; and

forming the spacer layer to be modulation doped to enhance conductivity of the first conduction layer region.

11. The method as recited in claim 10 , comprising:

applying strain to one or more layers in the conduction layer region.

12. The method as recited in claim 11 , comprising:

applying the strain with Indium (In).

13. The method as recited in claim 11 , comprising:

applying the strain with Antimony (Sb).

14. The method as recited in claim 10 , comprising:

applying strain to the spacer layer.

15. The method as recited in claim 10 , comprising:

doping the first conduction layer with an amphoteric carbon dopant source.

16. The method as recited in claim 10 , comprising:

forming a second conduction layer region of a second conductivity type coupled to the active layer region, wherein the second conduction layer region includes a second conduction layer and a second spacer layer adjacent to the second conduction layer,

wherein forming the second conduction layer region includes:

forming the second conduction layer to include a dopant including Al and repeated delta doping using an amphoteric dopant source during epitaxial growth, and to be more heavily doped than the second spacer layer; and

forming the second spacer layer to be modulation doped to enhance conductivity of the second conduction layer region.

17. A method of fabricating a VCSEL epitaxial structure including epitaxial layers, the method comprising:

forming a bottom DBR mirror on a substrate wherein forming the bottom DBR mirror comprises forming alternating layers of materials with different indices of refraction;

forming a first conduction layer region on the bottom mirror;

forming an active layer region that contains quantum wells on the first conduction layer region;

forming a second conduction layer region on the active layer region to include a plurality of conduction layers and a plurality of spacer layers, each conduction layer being spaced apart from another of the conduction layers by one of the spacer layers, and each of the plurality of the conductor layers having a dopant including Al and repeated delta doping formed during epitaxial growth; and

forming a top mirror on the second conduction layer region.

18. The method as recited in claim 17 , wherein the delta doping includes common carbon sources including CBr 4 , CCl 4 , and the mixed compounds CBr x Cl 4-x where x is an integer 0-4.

19. The method as recited in claim 17 , wherein a resulting sheet resistance of the conduction layers in the second conduction layer region is about 250 ohms/square>Rs>100 ohms/square.

20. The method as recited in claim 17 , wherein the thickness of conduction layers in the second conduction layer region is about 25 nm.

Assignments (5)
PATENT RELEASE AND REASSIGNMENT Recorded Jul 5, 2022
From: BANK OF AMERICA, N.A., AS ADMINISTRATIVE AGENT
To: II-VI INCORPORATED; MARLOW INDUSTRIES, INC.; EPIWORKS, INC.; LIGHTSMYTH TECHNOLOGIES, INC.; KAILIGHT PHOTONICS, INC.; COADNA PHOTONICS, INC.; OPTIUM CORPORATION; FINISAR CORPORATION; II-VI OPTICAL SYSTEMS, INC.; M CUBED TECHNOLOGIES, INC.; II-VI PHOTONICS (US), INC.; II-VI DELAWARE, INC.; II-VI OPTOELECTRONIC DEVICES, INC.; PHOTOP TECHNOLOGIES, INC.
Reel/Frame 060574/0001 →
SECURITY INTEREST Recorded Jul 1, 2022
From: II-VI INCORPORATED; II-VI DELAWARE, INC.; M CUBED TECHNOLOGIES, INC.; II-VI PHOTONICS (US), INC.; PHOTOP TECHNOLOGIES, INC.; COHERENT, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 060562/0254 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 1, 2020
From: FINISAR CORPORATION
To: II-VI DELAWARE, INC.
Reel/Frame 052286/0001 →
NOTICE OF GRANT OF SECURITY INTEREST IN PATENTS Recorded Sep 25, 2019
From: II-VI INCORPORATED; MARLOW INDUSTRIES, INC.; EPIWORKS, INC.; LIGHTSMYTH TECHNOLOGIES, INC.; KAILIGHT PHOTONICS, INC.; COADNA PHOTONICS, INC.; OPTIUM CORPORATION; FINISAR CORPORATION; II-VI OPTICAL SYSTEMS, INC.; M CUBED TECHNOLOGIES, INC.; II-VI PHOTONICS (US), INC.; II-VI DELAWARE, INC.; II-VI OPTOELECTRONIC DEVICES, INC.; PHOTOP TECHNOLOGIES, INC.
To: BANK OF AMERICA, N.A., AS ADMINISTRATIVE AGENT
Reel/Frame 050484/0204 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 7, 2012
From: JOHNSON, RALPH H.
To: FINISAR CORPORATION
Reel/Frame 028743/0449 →