IP Library Granted Patent US 8,612,662
Granted Patent B2
US 8,612,662 · App. 12/995,481 · Granted Dec 17, 2013

Queue sharing and reconfiguration in PCI express links

Inventor: Hahn Vo Norden (Houston, TX)
Assignee: Hewlett-Packard Development Company, L.P.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,612,662
App. No.
12/995,481
Filed
Dec 1, 2010
Granted
Dec 17, 2013
Kind
B2
Art Unit
2111
USPC
710/310
Abstract

In one embodiment an electronic device comprises at least one processor, at least one PCI express link, a virtual channel/sub-link flow control module, and a memory module communicatively connected to the one or more processors and comprising logic instructions which, when executed on the one or more processors configure the one or more processors to determine, in an electrical device, whether a virtual channel/sub-link is inactive, and in response to a determination that at least one virtual channel/sub-link is inactive, reallocate queue space from the at least one inactive channel to at least one active channel.

Claims (15)

1. A method for queue sharing in a point to point link comprising:

determining, in an electrical device, whether a virtual channel/sub-link is inactive; and

in response to a determination that at least one virtual channel/sub-link is inactive, reallocating queue space from the at least one inactive channel to at least one active channel;

writing, in an electrical device, offset information of a virtual channels' queue region in a virtual channel/sub-link posted/none-posted/completion data base address register for data to be transmitted across a known number of virtual channels; and

transmitting data, in an electrical device, across the known number of virtual channels.

2. The method of claim 1 , wherein the data is transmitted through a PCI express link.

3. An electronic device comprising:

at least one processor;

at least one PCI express link;

a virtual channel/sub-link flow-control module;

a memory module communicatively connected to the one or more processors and including logic instructions which, when executed on the one or more processors cause the one or more processors to:

determine, in an electrical device, whether a virtual channel/virtual channel/sub-link is inactive, and

in response to a determination that at least one virtual channel/sub-link is inactive, reallocate queue space from the at least one inactive channel to at least one virtual channel;

logic to write offset information of a virtual channels' queue region in a virtual channel/sub-link posted/none-posted/completion data base address register for data to be transmitted across a known number of virtual channels; and

logic to transmit data, in an electrical device, across the known number of virtual channels.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 9, 2015
From: HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P.
To: HEWLETT PACKARD ENTERPRISE DEVELOPMENT LP
Reel/Frame 037079/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 5, 2011
From: VO NORDEN, HAHN
To: HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P.
Reel/Frame 025611/0224 →
Continuity (1)
Related Publication 20110087820A1 · Apr 14, 2011