IP Library Granted Patent US 9,521,392
Granted Patent B2
US 9,521,392 · App. 13/009,946 · Granted Dec 13, 2016

Method and system for frame rate conversion of 3D frames

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,521,392
App. No.
13/009,946
Granted
Dec 13, 2016
Kind
B2
Abstract

A 3-dimensional (3D) video rendering device may convert a first left view video of a decompressed 3D video having a first frame rate to generate a second left view video having a second frame rate, and convert a first right view video having the first frame rate to generate a second right view video having the second frame rate. The second left view video having a particular pixel resolution may be converted by the 3D video rendering device to generate a third left view video having full pixel resolution of the decompressed 3D video. The second right view video having the particular pixel resolution may be converted to generate a third right view video having the full pixel resolution. The 3D video rendering device may generate a sequence of video frames for 3D video display based on the third left view video and the third right view video.

Claims (40)

1. A method for processing video, the method comprising:

in a three-dimensional (3D) video rendering device:

converting a first left view video of a decompressed 3D video having a first frame rate to generate a second left view video having a second frame rate, using frame rate conversion (FRC);

converting a first right view video of said decompressed 3D video having said first frame rate to generate a second right view video having said second frame rate, using said FRC;

converting said second left view video having said second frame rate, which comprises a particular pixel resolution, to generate a third left view video having said second frame rate, which comprises full pixel resolution of said decompressed 3D video;

converting said second right view video having said second frame rate, which comprises said particular pixel resolution, to generate a third right view video having said second frame rate, which comprises said full pixel resolution; and

generating a sequence of video frames for 3D video display, wherein said sequence of video frames comprises frames corresponding to said third left view video and frames corresponding to said third right view video, and said frames corresponding to said third left view video alternate with said frames corresponding to said third right view video.

2. The method according to claim 1 , wherein said FRC comprises frame interpolation or frame repetition.

3. The method according to claim 1 , wherein said decompressed 3D video comprises said first left view video and said first right view video packed in a side-by side (half) format, and said first left view video and said first right view video each comprises half pixel resolution of said decompressed 3D video.

4. The method according to claim 3 , comprising:

scaling said second left view video having said second frame rate, which comprises said half pixel resolution, to generate said third left view video having said second frame rate, which comprises said full pixel resolution; and

scaling said second right view video having said second frame rate, which comprises said half pixel resolution, to generate said third right view video having said second frame rate, which comprises said full pixel resolution.

5. The method according to claim 1 , wherein said decompressed 3D video comprises said first left view video and said first right view video packed in a top-and-bottom (half) format, and said first left view video and said first right view video each comprises half pixel resolution of said decompressed 3D video.

6. The method according to claim 5 , comprising:

scaling said second left view video having said second frame rate, which comprises said half pixel resolution, to generate said third left view video having said second frame rate, which comprises said full pixel resolution; and

scaling said second right view video having said second frame rate, which comprises said half pixel resolution, to generate said third right view video having said second frame rate, which comprises said full pixel resolution.

7. The method according to claim 1 , wherein said decompressed 3D video comprises said first left view video and said first right view video packed in a frame packing format, and said first left view video and said first right view video each comprises said full pixel resolution.

8. The method according to claim 7 , wherein said second left view video and said second right view video each comprises said full pixel resolution.

9. The method according to claim 1 , wherein said decompressed 3D video comprises said first left view video and said first right view video in a stereoscopic format, and said first left view video and said first right view video each comprises said full pixel resolution.

10. The method according to claim 9 , wherein said second left view video and said second right view video each comprises said full pixel resolution.

11. A system for processing video, the system comprising:

one or more processors, one or more circuits, or any combination thereof for use in a three-dimensional (3D) video rendering device, said one or more processors, one or more circuits, or any combination thereof being operable to:

convert a first left view video of a decompressed 3D video having a first frame rate to generate a second left view video having a second frame rate, using frame rate conversion (FRC);

convert a first right view video of said decompressed 3D video having said first frame rate to generate a second right view video having said second frame rate, using said (FRC);

convert said second left view video having said second frame rate, which comprises a particular pixel resolution, to generate a third left view video having said second frame rate, which comprises full pixel resolution of said, decompressed 3D video;

convert said second right view video having said second frame rate, which comprises said particular pixel resolution, to generate a third right view video having said second frame rate, which comprises said full pixel resolution; and

generate a sequence of video frames for 3D video display, wherein said sequence of video frames comprises frames corresponding to said third left view video and frames corresponding to said third right view video, and said frames corresponding to said third left view video alternate with said frames corresponding to said third right view video.

12. The system according to claim 11 , wherein said FRC comprises frame interpolation or frame repetition.

13. The system according to claim 11 , wherein said decompressed 3D video comprises said first left view video and said first right view video packed in a side-by-side (half) format, and said first left view video and said first right view video each comprises half pixel resolution of said decompressed 3D video.

14. The system according to claim 13 , wherein said one or more processors, one or more circuits, or any combination thereof are operable to:

scale said second left view video having said second frame rate, which comprises said half pixel resolution, to generate said third left view video having said second frame rate, which comprises said full pixel resolution; and

scale said second right view video having said second frame rate, which comprises said half pixel resolution, to generate said third right view video having said second frame rate, which comprises said full pixel resolution.

15. The system according to claim 11 , wherein said decompressed 3D video comprises said first left view video and said first right view video packed in a top-and-bottom (half) format, and said first left view video and said first right view video each comprises half pixel resolution of said decompressed 3D video.

16. The system according to claim 15 , wherein said one or more processors, one or more circuits, or any combination thereof are operable to:

scale said second left view video having said second frame rate, which comprises said half pixel resolution, to generate said third left view video having said second frame rate, which comprises said full pixel resolution; and

scale said second right view video having said second frame rate, which comprises said half pixel resolution, to generate said third right view video having said second frame rate, which comprises said full pixel resolution.

17. The system according to claim 11 , wherein said decompressed 3D video comprises said first left view video and said first right view video packed in a frame packing format, and said first left view video and said first right view video each comprises said full pixel resolution.

18. The system according to claim 17 , wherein said second left view video and said second right view video each comprises said full pixel resolution.

19. The system according to claim 11 , wherein said decompressed 3D video comprises said first left view video and said first right view video in a stereoscopic format, and said first left view video and said first right view video each comprises said full pixel resolution.

20. The system according to claim 19 , wherein said second left view video and said second right view video each comprises said full pixel resolution.

Assignments (6)
CORRECTIVE ASSIGNMENT TO CORRECT THE EXECUTION DATE PREVIOUSLY RECORDED AT REEL: 047422 FRAME: 0464. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER. Recorded Mar 6, 2019
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 048883/0702 →
MERGER Recorded Oct 5, 2018
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 047422/0464 →
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS Recorded Feb 3, 2017
From: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
To: BROADCOM CORPORATION
Reel/Frame 041712/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 1, 2017
From: BROADCOM CORPORATION
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 041706/0001 →
PATENT SECURITY AGREEMENT Recorded Feb 11, 2016
From: BROADCOM CORPORATION
To: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
Reel/Frame 037806/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 30, 2011
From: DWIVEDULA, PRIYA; ERWIN, MICHAEL; KLINGS, ERIC; GEHMAN, PAUL; PEARLSTEIN, LARRY
To: BROADCOM CORPORATION
Reel/Frame 026995/0477 →