IP Library Granted Patent US 8,462,249
Granted Patent B2
US 8,462,249 · App. 13/011,453 · Granted Jun 11, 2013

Solid-state imaging device, method of manufacturing the same, and electronic apparatus

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,462,249
App. No.
13/011,453
Granted
Jun 11, 2013
Kind
B2
Abstract

A solid-state imaging device is provided, which includes a pixel region in which pixels including a photoelectric conversion section and a plurality of pixel transistors are arranged. In the solid-state imaging device, a transfer transistor of the pixel transistors includes: a transfer gate electrode extended in a surface of the substrate formed on the surface of a semiconductor substrate; and a transfer gate electrode buried in the substrate which is electrically insulated from the transfer gate electrode extended in a surface of the substrate and is embedded in the inside of the semiconductor substrate in the vertical direction through the transfer gate electrode extended in a surface of the substrate.

Claims (42)

1. A solid-state imaging device comprising:

a pixel region in which pixels including a photoelectric conversion section and a plurality of pixel transistors are arranged,

wherein a transfer transistor of the pixel transistors includes:

a transfer gate electrode extended in a surface of the substrate formed on the surface of a semiconductor substrate; and

a transfer gate electrode buried in the substrate which is electrically insulated from the transfer gate electrode extended in a surface of the substrate and is embedded in the inside of the semiconductor substrate in the vertical direction through the transfer gate electrode extended in a surface of the substrate.

2. The solid-state imaging device according to claim 1 , wherein different potentials are independently applied to the transfer gate electrode extended in a surface of the substrate and the transfer gate electrode buried in the substrate.

3. The solid-state imaging device according to claim 2 , wherein the potentials are applied at different timings to the transfer gate electrode extended in a surface of the substrate and the transfer gate electrode buried in the substrate.

4. The solid-state imaging device according to claim 3 , wherein the transfer gate electrode extended in a surface of the substrate and the transfer gate electrode buried in the substrate are respectively formed by materials having different work functions, and

independent or common potentials are applied to the transfer gate electrode extended in a surface of the substrate and the transfer gate electrode buried in the substrate.

5. The solid-state imaging device according to claim 1 , wherein the transfer gate electrode extended in a surface of the substrate and the transfer gate electrode buried in the substrate are respectively formed by materials having different work functions, and

independent or common potentials are applied to the transfer gate electrode extended in a surface of the substrate and the transfer gate electrode buried in the substrate.

6. The solid-state imaging device according to claim 4 , wherein a gate insulating film under the transfer gate electrode extended in a surface of the substrate and a gate insulating film under the periphery of the transfer gate electrode buried in the substrate are different from each other in thickness.

7. The solid-state imaging device according to claim 6 , wherein the gate insulating film under the transfer gate electrode extended in a surface of the substrate and the gate insulating film under the periphery of the transfer gate electrode buried in the substrate are different from each other in material.

8. The solid-state imaging device according to claim 7 , wherein the gate insulating film under the periphery of the transfer gate electrode buried in the substrate is formed to have a material film with negative fixed charges.

9. The solid-state imaging device according to claim 7 , wherein the photoelectric conversion section is formed by a multistage photodiode having a p-n junction formed in the vicinity of the surface of the semiconductor substrate, and a p-n junction formed on the inside of the semiconductor substrate.

10. The solid-state imaging device according to claim 8 , wherein an interconnection layer is formed in the surface side in which the pixel transistor of the semiconductor substrate is formed, and

incident light is incident from the backside of the semiconductor substrate.

11. A method of manufacturing a solid-state imaging device, comprising the steps of:

forming a photoelectric conversion section, a plane transfer transistor of a transfer transistor, and other pixel transistors in a semiconductor substrate in which pixels of a pixel region are formed;

forming a vertical hole which reaches the inside of the semiconductor substrate in the vertical direction through a transfer gate electrode extended in a surface of the substrate formed in the surface of semiconductor substrate with a gate insulating film interposed therebetween;

forming a gate insulating film on the inner wall surface of the vertical hole; and

forming a transfer transistor having a transfer gate electrode extended in a surface of the substrate and a vertical gate electrode by embedding a transfer gate electrode buried in the substrate within the vertical hole.

12. The method of manufacturing a solid-state imaging device according to claim 11 , further comprising the step of:

removing a portion of the gate insulating film facing the inside of the vertical hole by dry etching, after the step of forming the vertical hole.

13. The method of manufacturing a solid-state imaging device according to claim 12 , further comprising the steps of:

forming the gate insulating film of the inner wall surface of the vertical hole by an insulation film formed through thermal oxidation, or a high-dielectric insulation film formed through a low-temperature atomic layer deposition method; and

forming the transfer gate electrode buried in the substrate which is embedded within the vertical hole by a conductive polysilicon film, in which polysilicon is formed while performing impurity doping, or a metal film.

14. An electronic apparatus comprising:

an optical lens;

a solid-state imaging device; and

a signal processing circuit that processes an output signal of the solid-state imaging device,

wherein the solid-state imaging device includes:

a pixel region in which pixels including a photoelectric conversion section and a plurality of pixel transistors are arranged, and

a transfer transistor of the pixel transistors includes:

a transfer gate electrode extended in a surface of the substrate formed in the surface of the semiconductor substrate; and

a transfer gate electrode buried in the substrate which is electrically insulated from the transfer gate electrode extended in a surface of the substrate and is embedded in the inside of the semiconductor substrate in the vertical direction through the transfer gate electrode extended in a surface of the substrate.

15. The electronic apparatus according to claim 14 , wherein different potentials are independently applied to the transfer gate electrode extended in a surface of the substrate and the transfer gate electrode buried in the substrate.

16. A three-dimensional MOS transistor comprising:

a first source region, a second source region and a drain region formed in a semiconductor substrate;

a plane gate electrode formed on the semiconductor substrate with a gate insulating film interposed between the first source region and the drain region;

a vertical gate electrode which passes through the plane gate electrode and is embedded in the inside of the semiconductor substrate in the vertical direction with a gate insulating film interposed therebetween; and

a second source region extension portion extending from the second source region to the vertical gate electrode.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 19, 2016
From: SONY CORPORATION
To: SONY SEMICONDUCTOR SOLUTIONS CORPORATION
Reel/Frame 040419/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 21, 2011
From: SHINOHARA, TAKEKAZU
To: SONY CORPORATION
Reel/Frame 025679/0107 →