IP Library Granted Patent US 8,748,882
Granted Patent B2
US 8,748,882 · App. 13/014,363 · Granted Jun 10, 2014

Thin film transistor, electronic device, display device, and method of manufacturing thin film transistor

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,748,882
App. No.
13/014,363
Granted
Jun 10, 2014
Kind
B2
Abstract

A thin film transistor is provided. The thin film transistor includes a gate electrode, a gate insulating film, and an oxide semiconductor film, wherein at least a portion of the gate electrode includes a metal oxide. An electric device and a display device that include the thin film transistor are also provided in addition to a manufacture method.

Claims (49)

1. A thin film transistor comprising:

a gate electrode formed on a substrate, the gate electrode including a metal layer formed on the substrate and an interface layer formed on the metal layer;

a gate insulating film formed on the substrate and on the interface layer; and

an oxide semiconductor film formed on the gate insulating film,

wherein the interface layer includes a metal oxide and is positioned between the gate insulating film and the metal layer.

2. The thin film transistor of claim 1 , wherein the metal layer includes a metal substance or alloy thereof selected from the group consisting of platinum, titanium, ruthenium, molybdenum, copper, tungsten, and nickel.

3. The thin film transistor of claim 1 , wherein the metal oxide contains at least one metal component selected from the group consisting of platinum, titanium, ruthenium, molybdenum, copper, tungsten, and nickel.

4. The thin film transistor of claim 1 , wherein the gate insulating film includes a low reducing material.

5. The thin film transistor of claim 1 , wherein the thin film transistor is configured as a top gate structure or a bottom gate structure.

6. The thin film transistor of claim 4 , wherein the low reducing material is selected from the group consisting of a silicon oxide film, a silicon nitride film, an aluminum oxide film, an aluminum nitride film, and combinations thereof.

7. An electric device comprising:

a thin film transistor including

a gate electrode formed on a substrate, the gate electrode including a metal layer formed on the substrate and an interface layer formed on the metal layer,

a gate insulating film formed on the substrate and on the interface layer, and

an oxide semiconductor film formed on the gate insulating film,

wherein the interface layer includes a metal oxide and is positioned between the gate insulating film and the metal layer.

8. The electric device of claim 7 , wherein the metal layer includes a metal substance or alloy thereof selected from the group consisting of platinum, titanium, ruthenium, molybdenum, copper, tungsten, and nickel.

9. The electric device of claim 7 , wherein the metal oxide contains at least one metal component selected from the group consisting of platinum, titanium, ruthenium, molybdenum, copper, tungsten, and nickel.

10. The electric device of claim 7 , wherein the gate insulating film includes a low reducing material.

11. The electric device of claim 7 , wherein the thin film transistor is configured as a top gate structure or a bottom gate structure.

12. The electric device of claim 10 , wherein the low reducing material is selected from the group consisting of a silicon oxide film, a silicon nitride film, an aluminum oxide film, an aluminum nitride film, and combinations thereof.

13. A display device comprising:

a thin film transistor including

a gate electrode fowled on a substrate, the gate electrode including a metal layer foil led on the substrate and an interface layer formed on the metal layer,

a gate insulating film formed on the substrate and on the interface layer, and

an oxide semiconductor film formed on the gate insulating film,

wherein the interface layer includes a metal oxide and is positioned between the gate insulating film and the metal layer.

14. The display device of claim 13 , wherein the metal layer includes a metal substance or alloy thereof selected from the group consisting of platinum, titanium, ruthenium, molybdenum, copper, tungsten, and nickel.

15. The display device of claim 13 , wherein the metal oxide contains at least one metal component selected from the group consisting of platinum, titanium, ruthenium, molybdenum, copper, tungsten, and nickel.

16. The display device of claim 13 , wherein the gate insulating film includes a low reducing material.

17. The display device of claim 13 , wherein the thin film transistor is configured as a top gate structure or a bottom gate structure.

18. The display device of claim 16 , wherein the low reducing material is a silicon oxide film.

19. A method of forming a thin film transistor, the method comprising:

forming a gate electrode on a substrate, the gate electrode including a metal layer formed on the substrate and an interface layer formed on the metal layer;

forming a gate insulating film on the substrate and on the interface layer, and

forming an oxide semiconductor film on the gate insulating film,

wherein the interface layer includes a metal oxide and is positioned between the gate insulating film and the metal layer.

20. The method of claim 19 , wherein the metal oxide is formed by applying a gas plasma to the metal layer.

21. The method of claim 19 , wherein the metal oxide is formed by applying a heat treatment to the metal layer.

22. The method of claim 19 , wherein the metal oxide is formed by applying an oxidation gas to the metal layer during formation of the gate electrode.

23. The method of claim 19 , wherein the metal oxide contains at least one metal component selected from the group consisting of platinum, titanium, ruthenium, molybdenum, copper, tungsten, and nickel.

24. The method of claim 19 , wherein the gate insulating film includes a low reducing material.

25. The method of claim 23 , wherein the low reducing material is selected from the group consisting of a silicon oxide film, a silicon nitride film, an aluminum oxide film, an aluminum nitride film, and combinations thereof.

26. The method of claim 19 , wherein the thin film transistor is configured as a top gate structure or a bottom gate structure.

27. The method of claim 19 , further comprising producing an electric device including the thin film transistor.

28. The method of claim 19 , further comprising producing a display device including the thin film transistor.

29. The method of claim 20 , wherein the gas plasma contains nitric monoxide or oxygen.

30. The method of claim 21 , wherein the heat treatment is annealing in an atmosphere containing oxygen or moisture.

31. The method of claim 22 , wherein the metal layer includes a metal substance or alloy thereof selected from the group consisting of platinum, titanium, ruthenium, molybdenum, copper, tungsten, and nickel.

Assignments (5)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 18, 2025
From: JDI DESIGN AND DEVELOPMENT G.K.
To: MAGNOLIA BLUE CORPORATION
Reel/Frame 072039/0656 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 31, 2024
From: JOLED, INC.
To: JDI DESIGN AND DEVELOPMENT G.K.
Reel/Frame 066382/0619 →
CORRECTION BY AFFIDAVIT FILED AGAINST REEL/FRAME 063396/0671 Recorded Jun 12, 2023
From: JOLED, INC.
To: JOLED, INC.
Reel/Frame 064067/0723 →
SECURITY INTEREST Recorded Apr 20, 2023
From: JOLED, INC.
To: INCJ, LTD.
Reel/Frame 063396/0671 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 15, 2015
From: SONY CORPORATION
To: JOLED INC.
Reel/Frame 036106/0355 →