Conditional access integration in a SOC for mobile TV applications
View Patent ↗An integrated circuit (IC) includes a demodulator for receiving encrypted information data and a hardware unit that enables conditional access to the information data. The hardware unit includes a processing unit, a RAM, a ROM, multiple non-volatile registers, and an interface unit for transferring an attribute to the demodulator. The non-volatile registers may include an IC identification and an encryption key. The ROM includes a boot code that causes the processing unit to fetch a code from an external memory and store the fetched code in the RAM. The fetched code may include a certificate that ensures the authenticity of the code. The fetched code may be encrypted and decrypted by the ROM using the IC identification and the encryption key. The demodulator includes a descrambler for decrypting the received information data using the attribute. The information data may include digital radio or television content.
1. An integrated circuit adapted to receive data, the integrated circuit comprising:
a demodulator adapted to demodulate the received data; and
a hardware unit adapted to enable conditional access to the demodulated data, the hardware unit comprising:
a processing unit;
a random access memory;
a read-only access memory;
a plurality of non-volatile registers or fuses;
one or more hardware accelerators; and
an interface unit adapted to receive a conditional access program code from an external memory and store the program code in the random access memory during a power-up cycle,
wherein the read-only memory comprises a boot code causing the integrated circuit to authenticate the program code prior to storing the program code in the random access memory, and
wherein the one or more hardware accelerators are configured to assist the program code authentication.
2. The integrated circuit of claim 1 , wherein at least one of the plurality of non-volatile registers or fuses comprises an identification code of the integrated circuit.
3. The integrated circuit of claim 1 , wherein at least one of the plurality of non-volatile registers or fuses comprises an encryption key.
4. The integrated circuit of claim 1 , wherein the-program code comprises a certificate that is authenticated by the hardware unit using information stored in the plurality of non-volatile registers or fuse banks.
5. The integrated circuit of claim 1 , wherein the program code is encrypted.
6. The integrated circuit of claim 5 , wherein the read-only memory deciphers the encrypted fetched conditional access code using a key stored in the plurality of non-volatile registers or fuses.
7. The integrated circuit of claim 4 further comprising a descrambler adapted to descramble the demodulated information data in response to an attribute that is generated based on the certificate.
8. The integrated circuit of claim 1 further comprising a crypto processor configured to provide tamper resistance to the integrated circuit.
9. A device for use in a conditional access system, the device comprising:
a receiver module for receiving encrypted information data; and
a hardware unit adapted to grant conditional access to the received information data, the hardware unit comprising:
a processing unit;
a random access memory coupled to the processing unit;
a read-only access memory coupled to the processing unit;
a plurality of non-volatile registers or fuses;
one or more hardware accelerators; and
an interface unit adapted to transfer an attribute to the receiver module,
wherein the device is adapted to download a program code from an external memory and store the program code in the random access memory during a power-up cycle,
wherein the read-only memory comprises a boot code causing the device to authenticate the program code prior to storing the program code in the random access memory, and
wherein the one or more hardware accelerators are configured to assist the program code authentication.
10. The device of claim 9 , wherein the receiver module and the hardware unit are integrated together in a single CMOS integrated circuit.
11. The device of claim 9 , wherein the receiver module decrypts the received information data using the attribute.
12. The device of claim 9 further comprising a memory interface port adapted to receive an external memory.
13. The device of claim 12 , wherein the receiver module receives a conditional access code from the external memory and transfers the access code to the random access memory disposed in the hardware unit.
14. The device of claim 9 further comprising a crypto processor configured to provide tamper resistance to the device.
15. The device of claim 9 , wherein the boot code causes the processing unit to fetch a conditional access code from an external memory.
16. The device of claim 15 , the fetched conditional access code is encrypted and deciphered by the processing unit disposed in the hardware unit.
17. The device of claim 15 , the fetched conditional access code is stored in the random access memory.
18. The device of claim 15 , the fetched conditional access code comprises a certificate that is authenticated by the hardware unit using information stored in the plurality of non-volatile registers or fuses.
19. The device of claim 18 , wherein the information stored in the plurality of non-volatile registers or fuses comprises an identity code of the device and a certificate key.
20. The device of claim 9 , wherein the receiver module comprises a descrambler circuit adapted to decrypt the received information data using the attribute.
21. The device of claim 9 , wherein the received information data comprises broadcast digital radio or digital television content.