IP Library Granted Patent US 8,625,623
Granted Patent B2
US 8,625,623 · App. 13/021,514 · Granted Jan 7, 2014

Method and system to allocate exchange identifications for fibre channel N

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,625,623
App. No.
13/021,514
Granted
Jan 7, 2014
Kind
B2
Abstract

A method and system for allocating exchange identifications (IDs) in a fiber channel switch for fiber channel aggregation. The method included determining a number (m) of N_ports present in a back end of the switch, and distributing available exchange IDs across the number (m) of present N_ports. Each exchange ID includes (j) bits and (n) bits are used to identify each of the present backend ports, where m≦2 n .

Claims (32)

1. A method of allocating exchange identifications (IDs) in a fibre channel switch for fibre channel aggregation, comprising:

determining a number (m) of back-end N_ports present in a back end of the fibre channel switch;

limiting a number of exchange IDs that the back-end N_ports are configured to open, such that a corresponding total number of aggregated exchange IDs associated with a front-end N_port of the fibre channel switch does not exceed a limit of exchange IDs allocated by the front-end N_port, the limit of exchange IDs in compliance with a fibre channel standard;

distributing the exchange IDs across the number (m) of present back-end N_ports; and

replacing exchange IDs of frames associated with the back-end N_ports.

2. The method of claim 1 , wherein (n) most significant bits of each distributed exchange ID are used to identify a particular one of the back-end N_ports, and wherein a remaining number (j−n) bits represent a consecutive range of exchange IDs.

3. An apparatus for allocating exchange identifications (IDs) in a fibre channel switch for fibre channel aggregation, comprising:

a module configured to determine a number (m) of back-end N_ports present in a back end of the fibre channel switch; a module configured to limit a number of exchange IDs that the back-end N_ports are configured to open, such that a corresponding total number of aggregated exchange IDs associated with a front-end N_port of the fibre channel switch does not exceed a limit of exchange IDs allocated by the front-end N-port, the limit of exchange IDs in compliance with a fibre channel standard;

a module configured to distribute the exchange IDs across the number (m) of present back-end N_ports; and

a module configured to replace exchange IDs of frames associated with the back-end N-ports.

4. The apparatus of claim 3 , wherein (n) most significant bits of each distributed exchange ID are used to identify a particular one of the back-end N_ports, and wherein a remaining number (j−n) bits represent a consecutive range of exchange IDs.

5. A non-transitory tangible computer readable storage medium carrying one or more sequences of one or more instructions for execution by one or more processors to allocate exchange identifications (IDs) in a fibre channel switch for fibre channel aggregation, the instructions when executed by the one or more processors causing the one or more processors to:

determine a number (m) of back-end N_ports present in a back end of the fibre channel switch;

limit a number of exchange IDs that the back-end N-ports are configured to open, such that a corresponding total number of aggregated exchange IDs associated with a front-end N_port of the fibre channel switch does not exceed a limit of exchange IDs allocated by the front-end N-port, the limit of exchange IDs in compliance with a fibre channel standard;

distribute the exchange IDs across the number (m) of present back-end N_ports; and

replace exchange IDs of frames associated with the back-end N_ports.

6. The non-transitory tangible computer readable storage medium of claim 5 , wherein (n) most significant bits of each distributed exchange ID are used to identify a particular one of the back-end N_ports, and wherein a remaining number (j−n) bits represent a consecutive range of exchange IDs.

7. The method of claim 1 , wherein distributing the exchange IDs allocates exchange IDs unevenly to favor selected back-end N_ports.

8. The apparatus of claim 3 , wherein the module configured to distribute the exchange IDs allocates exchange IDs unevenly to favor selected back-end N_ports.

9. The non-transitory tangible computer readable storage medium of claim 5 , wherein causing the one or more processors to distribute the exchange IDs allocates exchange IDs unevenly to favor selected back-end N_ports.

10. The method of claim 1 , further comprising: modifying, by an exchange manager, frames that are included in aggregated traffic associated with the back-end N_ports.

11. The apparatus of claim 3 , further comprising: an exchange manager configured to modify frames that are included in aggregated traffic associated with the back-end N_ports.

12. The non-transitory tangible computer readable storage medium of claim 5 , wherein the instructions further cause the one or more processors to:

modify, by an exchange manager, frames that are included in aggregated traffic associated with the back-end N_ports.

13. The method of claim 1 , further comprising: replacing at least one of a source identifier (SID), destination identifier (DID), originator exchange identifier (OX_ID), responder exchange identifier (RX_ID), and sequence identifier (SEQ_ID) of at least one of the frames associated with the back-end N_ports.

14. The apparatus of claim 3 , further comprising: a module configured to replace at least one of a source identifier (SID), destination identifier (DID), originator exchange identifier (OX ID), responder exchange identifier (RX_ID), and sequence identifier (SEQ_ID) of at least one of the frames associated with the back-end N_ports.

15. The non-transitory tangible computer readable storage medium of claim 5 , wherein the instructions further cause the one or more processors to: replace at least one of a source identifier (SID), destination identifier (DID), originator exchange identifier (OX_ID), responder exchange identifier (RX_ID), and sequence identifier (SEQ_ID) of at least one of the frames associated with the back-end N_ports.

16. The method of claim 1 , further comprising: storing information regarding the replaced exchanged IDs in a table in memory; and tracking subsequent frames for an exchange using the table.

17. The apparatus of claim 3 , further comprising: a module configured to: store information regarding the replaced exchanged IDs in a table in memory, and track subsequent frames for an exchange using the table.

18. The non-transitory tangible computer readable storage medium of claim 5 , wherein the instructions farther cause the one or more processors to: store information regarding the replaced exchanged IDs in a table in memory; and track subsequent frames for an exchange using the table.

19. The method of claim 1 , wherein the fibre channel standard is the fibre channel FC-FS-2 standard.

20. The apparatus of claim 3 , wherein the fibre channel standard is the fibre channel FC-FS-2 standard.

Assignments (7)
CORRECTIVE ASSIGNMENT TO CORRECT THE ERROR IN RECORDING THE MERGER IN THE INCORRECT US PATENT NO. 8,876,094 PREVIOUSLY RECORDED ON REEL 047351 FRAME 0384. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER. Recorded Mar 8, 2019
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 049248/0558 →
CORRECTIVE ASSIGNMENT TO CORRECT THE EFFECTIVE DATE OF THE MERGER PREVIOUSLY RECORDED AT REEL: 047230 FRAME: 0910. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER. Recorded Oct 29, 2018
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 047351/0384 →
MERGER Recorded Oct 4, 2018
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 047230/0910 →
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS Recorded Feb 3, 2017
From: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
To: BROADCOM CORPORATION
Reel/Frame 041712/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 1, 2017
From: BROADCOM CORPORATION
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 041706/0001 →
PATENT SECURITY AGREEMENT Recorded Feb 11, 2016
From: BROADCOM CORPORATION
To: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
Reel/Frame 037806/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 7, 2011
From: SAKLECHA, BHAVI; IP, ALFONSO Y.; HURLEY, KEAN P.
To: BROADCOM CORPORATION
Reel/Frame 025752/0524 →