IP Library Granted Patent US 8,305,067
Granted Patent B2
US 8,305,067 · App. 13/025,471 · Granted Nov 6, 2012

Controller and driver communication for switching regulators

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,305,067
App. No.
13/025,471
Granted
Nov 6, 2012
Kind
B2
Abstract

Pulse width modulation (PWM) controllers and output stage driver circuits and related methods of communicating switching regulator mode information. The controller includes circuitry that recognizes intervals when the load driven by the regulator is in a low power mode. Responsive to recognizing the low power mode, the controller generates a PWM mode signal having at least three (3) different levels including at least one intermediate level that is coupled to at least one driver. Based on the PWM mode signal, the regulator is switched into a power saving low power operational mode.

Claims (5)

1. A driver for driving output switches coupled to a load in a switching regulator-based system, comprising:

an input stage comprising a pair of comparators operable to receive a pulse width modulation (PWM) mode signal having at least three (3) different levels including at least one intermediate level, and at least one detection circuit operable to detect said PWM mode signal; and

an output stage coupled to receive outputs from said input stage and said detection circuit, said output stage operable for recognizing when said PWM mode signal is at or transitioning to or from said intermediate level to another level, and responsive thereto, providing a plurality of output signals to said output switches operable to switch a regulator into at least one low power operational mode.

2. The driver of claim 1 , wherein said driver is operable to detect at least one edge of said PWM mode signal.

3. The driver of claim 1 , wherein said at least one detection circuit comprises a first edge detector operable to detect said load entering a low power mode, a second edge detector operable for detecting said load exiting said low power mode, and another edge detector operable to implement a diode braking operational mode for said regulator.

Assignments (2)
CHANGE OF NAME Recorded Jun 10, 2014
From: INTERSIL AMERICAS INC.
To: INTERSIL AMERICAS LLC
Reel/Frame 033119/0484 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 11, 2011
From: CHEUNG, CHUN; QIU, WEIHONG; ISHAM, ROBERT
To: INTERSIL AMERICAS INC.
Reel/Frame 025794/0886 →