IP Library Granted Patent US 8,466,820
Granted Patent B2
US 8,466,820 · App. 13/025,666 · Granted Jun 18, 2013

Oversampling A/D converter

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,466,820
App. No.
13/025,666
Granted
Jun 18, 2013
Kind
B2
Abstract

An oversampling A/D converter includes a first filter including a first resistive element, a first capacitive element, a second resistive element, an operational amplifier, and a second capacitive element; a second filter receiving an output of the first filter; a third filter including a third resistive element, a third capacitive element, and a fourth resistive element; a quantizer receiving an output of the third filter and generating a digital signal; and a D/A converter converting the digital signal to an analog current signal. The D/A converter inputs the generated analog current signal to an inverting input terminal of the operational amplifier.

Claims (39)

1. An oversampling A/D converter configured to perform digital conversion of an input signal, the oversampling A/D converter comprising:

a first filter including a first resistive element configured to receive the input signal at a first end, a first capacitive element coupled to a second end of the first resistive element at a first end, and coupled to a common node at a second end, a second resistive element coupled to the first end of the first capacitive element at a first end, an operational amplifier coupled to a second end of the second resistive element at an inverting input terminal, and coupled to the common node at a non-inverting input terminal, and a second capacitive element coupled between an output terminal and the inverting input terminal of the operational amplifier, the first filter configured to output a signal from the output terminal of the operational amplifier;

a second filter configured to receive an output of the first filter;

a third filter including a third resistive element configured to receive the input signal at a first end, a third capacitive element coupled to a second end of the third resistive element at a first end, and coupled to the common node at a second end, and a fourth resistive element coupled to an output terminal of the second filter at a first end, and coupled to the first end of the third capacitive element at a second end, the third filter configured to output a signal from the first end of the third capacitive element;

a quantizer configured to receive an output of the third filter and generate a digital signal; and

a D/A converter configured to convert the digital signal to an analog current signal, and input the current signal to the inverting input terminal of the operational amplifier.

2. The oversampling A/D converter of claim 1 , further comprising

a D/A converter configured to convert the digital signal to an analog current signal, and input the current signal to the first end of the third capacitive element.

3. An oversampling A/D converter configured to perform digital conversion of an input signal, the oversampling A/D converter comprising:

a first filter including a first resistive element configured to receive the input signal at a first end, a first capacitive element coupled to a second end of the first resistive element at a first end, and coupled to a common node at a second end, a second resistive element coupled to the first end of the first capacitive element at a first end, an operational amplifier coupled to a second end of the second resistive element at an inverting input terminal, and coupled to the common node at a non-inverting input terminal, and a second capacitive element coupled between an output terminal and the inverting input terminal of the operational amplifier, the first filter configured to output a signal from the output terminal of the operational amplifier;

a second filter configured to receive an output of the first filter;

a third filter including a third resistive element configured to receive the input signal at a first end, a third capacitive element coupled to a second end of the third resistive element at a first end, and coupled to the common node at a second end, and a voltage-current conversion element coupled to an output terminal of the second filter at an input terminal, and coupled to the first end of the third capacitive element at an output terminal, the third filter configured to output a signal from the first end of the third capacitive element;

a quantizer configured to receive an output of the third filter and generate a digital signal; and

a D/A converter configured to convert the digital signal to an analog current signal, and input the current signal to the inverting input terminal of the operational amplifier.

4. The oversampling A/D converter of claim 3 , further comprising

a D/A converter configured to convert the digital signal to an analog current signal, and input the current signal to the first end of the first capacitive element.

5. The oversampling A/D converter of claim 4 , further comprising

a D/A converter configured to convert the digital signal to an analog current signal, and input the current signal to the first end of the third capacitive element.

6. The oversampling A/D converter of claim 3 , further comprising

a D/A converter configured to convert the digital signal to an analog current signal, and input the current signal to the first end of the third capacitive element.

7. An oversampling A/D converter configured to perform digital conversion of an input signal, the oversampling A/D converter comprising:

a first filter including a first resistive element configured to receive the input signal at a first end, a first capacitive element coupled to a second end of the first resistive element at a first end, and coupled to a common node at a second end, a second resistive element coupled to the first end of the first capacitive element at a first end, an operational amplifier coupled to a second end of the second resistive element at an inverting input terminal, and coupled to the common node at a non-inverting input terminal, and a second capacitive element coupled between an output terminal and the inverting input terminal of the operational amplifier, the first filter configured to output a signal from the output terminal of the operational amplifier;

a second filter configured to receive an output of the first filter;

a third filter including a third resistive element configured to receive the input signal at a first end, a third capacitive element coupled to a second end of the third resistive element at a first end, and coupled to the common node at a second end, and a fourth resistive element coupled to an output terminal of the second filter at a first end, and coupled to the first end of the third capacitive element at a second end, the third filter configured to output a signal from the first end of the third capacitive element;

a quantizer configured to receive an output of the third filter and generate a digital signal; and

a D/A converter configured to convert the digital signal to an analog current signal, and input the current signal to the first end of the first capacitive element.

8. An oversampling A/D converter configured to perform digital conversion of an input signal, the oversampling A/D converter comprising:

a first filter including a first resistive element configured to receive the input signal at a first end, a first capacitive element coupled to a second end of the first resistive element at a first end, and coupled to a common node at a second end, and a voltage-current conversion element coupled to the first end of the first capacitive element at an input terminal, the first filter configured to output a signal from the output terminal of the voltage-current conversion element;

a second filter configured to receive an output of the first filter;

a third filter including a second resistive element configured to receive the input signal at a first end, a second capacitive element coupled to a second end of the second resistive element at a first end, and coupled to the common node at a second end, and a third resistive element coupled to an output terminal of the second filter at a first end, and coupled to the first end of the second capacitive element at a second end, the third filter configured to output a signal from the first end of the second capacitive element;

a quantizer configured to receive an output of the third filter and generate a digital signal;

an inverting amplifier configured to receive the digital signal; and

a fourth resistive element coupled between an output terminal of the inverting amplifier and the first end of the first capacitive element.

9. An oversampling A/D converter configured to perform digital conversion of an input signal, the oversampling A/D converter comprising:

a first filter including a first resistive element configured to receive the input signal at a first end, a first capacitive element coupled to a second end of the first resistive element at a first end, and coupled to a common node at a second end, and a voltage-current conversion element coupled to the first end of the first capacitive element at an input terminal, the first filter configured to output a signal from the output terminal of the voltage-current conversion element;

a second filter configured to receive an output of the first filter;

a third filter including a second resistive element configured to receive the input signal at a first end, a second capacitive element coupled to a second end of the second resistive element at a first end, and coupled to the common node at a second end, and a voltage-current conversion element coupled to an output terminal of the second filter at an input terminal, and coupled to the first end of the second capacitive element at an output terminal, the third filter configured to output a signal from the first end of the second capacitive element;

a quantizer configured to receive an output of the third filter and generate a digital signal; and

a D/A converter configured to convert the digital signal to an analog current signal, and input the current signal to the first end of the first capacitive element.

Assignments (3)
CORRECTIVE ASSIGNMENT TO CORRECT THE ERRONEOUSLY FILED APPLICATION NUMBERS 13/384239, 13/498734, 14/116681 AND 14/301144 PREVIOUSLY RECORDED ON REEL 034194 FRAME 0143. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Dec 24, 2020
From: PANASONIC CORPORATION
To: PANASONIC INTELLECTUAL PROPERTY MANAGEMENT CO., LTD.
Reel/Frame 056788/0362 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 10, 2014
From: PANASONIC CORPORATION
To: PANASONIC INTELLECTUAL PROPERTY MANAGEMENT CO., LTD.
Reel/Frame 034194/0143 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 6, 2011
From: DOSHO, SHIRO; MATSUKAWA, KAZUO; TAKAYAMA, MASAO; MITANI, YOSUKE
To: PANASONIC CORPORATION
Reel/Frame 026079/0953 →