IP Library Granted Patent US 8,442,161
Granted Patent B2
US 8,442,161 · App. 13/027,885 · Granted May 14, 2013

Estimation of sample clock frequency offset using error vector magnitude

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,442,161
App. No.
13/027,885
Granted
May 14, 2013
Kind
B2
Abstract

A low complexity system and method for operating a receiver in order to estimate an offset between the actual sample clock rate 1/T S ′ of a receiver and an intended sample clock rate 1/T S . The receiver captures samples of a received baseband signal at the rate 1/T S ′, operates on the captured samples to generate an estimate for the clock rate offset, and fractionally resamples the captured samples using the clock rate offset. The resampled data represents an estimate of baseband symbols transmitted by the transmitter. The action of operating on the captured samples involves computing an error vector signal and then estimating the clock rate offset using the error vector signal. The error vector signal may be computed in different ways depending on whether or not carrier frequency offset and carrier phase offset are assumed to be present in the received baseband signal.

Claims (78)

1. A method for operating a receiver system, the method comprising:

capturing, at an analog-to-digital converter (ADC) of the receiver system, samples {x(nT S ′)} of a received baseband signal, wherein n is a sample index, where T S ′ is a period of a sample clock of the ADC;

computing, at a processor of the receiver system, a reference signal {r(n)} by operating on the baseband signal samples {x(nT S ′)} to perform carrier frequency offset (CFO) removal, carrier phase offset (CPO) removal and hard decision demodulation in order to obtain a bit stream and by remodulating the bit stream;

computing, at the processor, an intermediate signal {Y(n)} by operating on the baseband signal samples {x(nT S ′)} to perform CFO removal and CPO removal using the reference signal {r(n)};

computing, at the processor, an error vector signal {e(n)} based on the intermediate signal {Y(n)} and the reference signal {r(n)};

computing, at the processor, an estimate Q for the absolute value |ε| of an offset parameter ε based on an average slope of an absolute value of the error vector signal {e(n)}, wherein the offset parameter ε represents a relative offset between the period T S ′ and an intended period T S of the sample clock of the ADC;

fractionally resampling, at the processor, the baseband signal samples {x(nT S ′)} by a factor of (1+Q) to obtain a first set of adjusted samples {Z 1 (n)} corresponding to sample rate f 1 =(1+Q)/T S ′, and fractionally resampling, at the processor, the baseband signal samples {x(nT S ′)} by a factor of (1−Q) to obtain a second set of adjusted samples {Z 2 (n)} corresponding to sample rate f 2 =(1−Q)/T S ′;

computing, at the processor, a first error vector signal {e 1 (n)} based on the first set of adjusted samples {Z 1 (n)} and the reference signal {r(n)}, and computing, at the processor, a second error vector signal {e 2 (n)} based on the second set of adjusted samples {Z 2 (n)} and the reference signal {r(n)}; and

selecting, at the processor, either Q or −Q as an estimate for the offset parameter ε, wherein said selecting of either Q or −Q is based on whether or not a root mean square (RMS) value R 1 of the first error vector signal {e 1 (n)} is smaller than an RMS value R 2 of the second error vector signal {e 2 (n)} .

2. The method of claim 1 , further comprising:

outputting, at the processor, either a value 1/((1+Q)T S ) or a value 1/((1−Q)T S ) as an estimate of a frequency 1/T S ′ of the sample clock of the ADC based on whether or not the RMS value R 1 of the first error vector signal is smaller than the RMS value R 2 of the second error vector signal.

3. The method of claim 1 , further comprising:

selecting, at the processor, either the first set of adjusted samples {Z 1 (n)} or the second set of adjusted samples {Z 2 (n)} for output based on whether or not the RMS value R 1 of the first error vector signal is smaller than the RMS value R 2 of the second error vector signal, wherein the selected set of adjusted samples represents a resampling of the samples {x(nT S ′)} to a sample rate 1/T S .

4. The method of claim 3 , further comprising:

demodulating the selected set of adjusted samples to recover information bits;

generating an output signal based on the information bits; and

providing the output signal to an output device.

5. The method of claim 1 , wherein the received baseband signal is a noise-perturbed version of a transmitted baseband signal generated by a transmitter, wherein the method further comprises:

outputting, at the processor, a smaller one of the values R 1 and R 2 , wherein the smaller value represents a measure of quality of the transmitter.

6. A non-transitory computer-readable memory medium for operating a receiver system, wherein the memory medium stores program instructions, wherein the program instructions, when executed by a processor, cause the processor to perform a method comprising:

directing an analog-to-digital converter (ADC) to capture samples {x(nT S ′)} of a received baseband signal, wherein n is a sample index, where T S ′ is a period of a sample clock of the ADC;

computing a reference signal {r(n)} by operating on the baseband signal samples {x(nT S ′)} to perform carrier frequency offset (CFO) removal, carrier phase offset (CPO) removal and hard decision demodulation in order to obtain a bit stream, and by remodulating the bit stream;

computing an intermediate signal {Y(n)} by operating on the baseband signal samples {x(nT S ′)} to perform CFO removal and CPO removal using the reference signal {r(n)};

computing an error vector signal {e(n)} based on the intermediate signal {Y(n)} and the reference signal {r(n)};

computing an estimate Q for the absolute value |ε| of an offset parameters based on an average slope of an absolute value of the error vector signal {e(n)}, wherein the offset parameters ε represents a relative offset between the period T S ′ and an intended period T S of the sample clock of the ADC;

resampling the baseband signal samples {x(nT S ′)} by a factor of (1+Q) to obtain a first set of adjusted samples {Z 1 (n)} corresponding to sample rate f 1 =(1+Q)/T S ′, and fractionally resampling the baseband signal samples {x(nT S ′)} by a factor of (1−Q) to obtain a second set of adjusted samples {Z 2 (n)} corresponding to sample rate f 2 =(1−Q)/T S ′;

computing a first error vector signal {e 1 (n)} based on the first set of adjusted samples {Z 1 (n)} and the reference signal {r(n)}, and computing a second error vector signal {e 2 (n)} based on the second set of adjusted samples {Z 2 (n)} and the reference signal {r(n)}; and

selecting either Q or −Q as an estimate for the offset parameter ε, wherein said selecting of either Q or −Q is based on whether or not a root mean square (RMS) value R 1 of the first error vector signal is smaller than an RMS value R 2 of the second error vector signal.

7. The memory medium of claim 6 , wherein the method further comprises:

outputting either a value 1/((1+Q)T S ) or a value 1/((1−-Q)T S ) as an estimate of a frequency 1/T S ′ of the sample clock of the ADC based on whether or not the RMS value R 1 of the first error vector signal is smaller than the RMS value R 2 of the second error vector signal.

8. The memory medium of claim 6 , wherein the method further comprises:

selecting either the first set of adjusted samples {Z 1 (n)} or the second set of adjusted samples {Z 2 (n)} for output based on whether or not the RMS value R 1 of the first error vector signal is smaller than the RMS value R 2 of the second error vector signal, wherein the selected set of adjusted samples represents a resampling of the samples {x(nT S ′)} to a sample rate 1/T S .

9. The memory medium of claim 8 , wherein the method further comprises:

demodulating the selected set of adjusted samples to recover information bits;

generating an output signal based on the information bits; and

providing the output signal to an output device.

10. The memory medium of claim 6 , wherein the received baseband signal is a noise-perturbed version of a transmitted baseband signal generated by a transmitter, wherein the method further comprises:

outputting a smaller one of the values R 1 and R 2 , wherein the smaller value represents a measure of quality of the transmitter.

11. A method for operating a receiver system, the method comprising:

capturing, at an analog-to-digital converter (ADC) of the receiver system, samples {x(nT S ′)} of a received baseband signal, wherein n is a sample index, where T S ′ is a period of a sample clock of the ADC;

computing at a processor of the receiver system, a reference signal {r(n)} by operating on the baseband signal samples {x(nT S ′)} to perform carrier frequency offset (CFO) removal, carrier phase offset (CPO) removal and hard decision demodulation in order to obtain a bit stream and by remodulating the bit stream;

computing, at the processor, an intermediate signal {Y(n)} by operating on the baseband signal samples {x(nT S ′)} to perform CFO removal and CPO removal using the reference signal {r(n)};

computing, at the processor, a differential of the reference signal {r(n)} and a differential of the intermediate signal {Y(n)};

computing, at the processor, an error vector signal {e′(n)} based on the differential of the intermediate signal {Y(n)} and the differential of the reference signal {r(n)};

computing, at the processor, an estimate Q for the absolute value |ε| of an offset parameters ε based on a root mean square (RMS) value of the error vector signal {e′(n)}, wherein the offset parameters ε represents a relative offset between the period T S ′ and an intended period T S of the sample clock of the ADC;

fractionally resampling, at the processor, the baseband signal samples {x(nT S ′)} by a factor of (1+Q) to obtain a first set of adjusted samples {Z 1 (n)} corresponding to sample rate f 1 =(1+Q)/T S ′, and fractionally resampling, at the processor, the baseband signal samples {x(nT S ′)} by a factor of (1−Q) to obtain a second set of adjusted samples {Z 2 (n)} corresponding to sample rate f 2 =(1−Q)/T S ′;

computing, at the processor, a first error vector signal {e 1 (n)} based on the first set of adjusted samples {Z 1 (n)} and the reference signal {r(n)}, and computing, at the processor, a second error vector signal {e 2 (n)} based on the second set of adjusted samples {Z 2 (n)} and the reference signal {r(n)}; and

selecting, at the processor, either Q or −Q as an estimate for the offset parameter ε, wherein said selecting of either Q or −Q is based on whether or not an RMS value R 1 of the first error vector signal is smaller than an RMS value R 2 of the second error vector signal.

12. The method of claim 11 , further comprising:

outputting, at the processor, either a value 1/((1+Q)T S ) or a value 1/((1−Q)T S ) as an estimate of a frequency 1/T S ′ of the sample clock of the ADC based on whether or not the RMS value R 1 of the first error vector signal is smaller than the RMS value R 2 of the second error vector signal.

13. The method of claim 11 , further comprising:

selecting, at the processor, either the first set of adjusted samples {Z 1 (n)} or the second set of adjusted samples {Z 2 (n)} for output based on whether or not the RMS value R 1 of the first error vector signal is smaller than the RMS value R 2 of the second error vector signal, wherein the selected set of adjusted samples represents a resampling of the samples {x(nT S ′)} to a sample rate 1/T S .

14. The method of claim 13 , further comprising:

demodulating the selected set of adjusted samples to recover information bits;

generating an output signal based on the information bits; and

providing the output signal to an output device.

15. The method of claim 11 , wherein the received baseband signal is a noise-perturbed version of a transmitted baseband signal generated by a transmitter, wherein the method further comprises:

selecting, at the processor, a smaller one of the values R 1 and R 2 , wherein the smaller value represents a measure of quality of the transmitter.

16. A non-transitory computer readable memory medium for operating a receiver system, wherein the memory medium stores program instructions, wherein the program instructions, when executed by a processor, cause the processor to perform a method comprising:

directing an analog-to-digital converter (ADC) to capture samples {x(nT S ′)} of a received baseband signal, wherein n is a sample index, where T S ′ is a period of a sample clock of the ADC;

computing a reference signal {r(n)} by operating on the baseband signal samples {x(nT S ′)} to perform carrier frequency offset (CFO) removal, carrier phase offset (CPO) removal and hard decision demodulation in order to obtain a bit stream and by remodulating the bit stream;

computing an intermediate signal {Y(n)} by operating on the baseband signal samples {x(nT S ′)} to perform CFO removal and CPO removal using the reference signal {r(n)};

computing a differential of the reference signal {r(n)} and a differential of the intermediate signal {Y(n)};

computing an error vector signal {e′(n)} based on the differential of the intermediate signal {Y(n)} and the differential of the reference signal {r(n)};

computing an estimate Q for the absolute value |ε| of an offset parameters based on a root mean square (RMS) value of the error vector signal {e′(n)}, wherein the offset parameters ε represents a relative offset between the period T S ′ and an intended period T S of the sample clock of the ADC;

fractionally resampling the baseband signal samples {x(nT S ′)} by a factor of (1+Q) to obtain a first set of adjusted samples {Z 1 (n)} corresponding to sample rate f 1 =(1+Q)/T S ′, and fractionally resampling the baseband signal samples {x(nT S ′)} by a factor of (1−Q) to obtain a second set of adjusted samples {Z 2 (n)} corresponding to sample rate f 2 =(1−Q)/T S ′;

computing a first error vector signal {e 1 (n)} based on the first set of adjusted samples {Z 1 (n)} and the reference signal {r(n)}, and computing a second error vector signal {e 2 (n)} based on the second set of adjusted samples {Z 2 (n)} and the reference signal {r(n)}; and

selecting either Q or −Q as an estimate for the offset parameter s, wherein said selecting of either Q or −Q is based on whether or not an RMS value R 1 of the first error vector signal is smaller than an RMS value R 2 of the second error vector signal.

17. The memory medium of claim 16 , wherein the method further comprises:

outputting either a value 1/((1+Q)T S ) or a value 1/((1−Q)T S ) as an estimate of a frequency 1/T S ′ of the sample clock of the ADC based on whether or not the RMS value R 1 of the first error vector signal is smaller than the RMS value R 2 of the second error vector signal.

18. The memory medium of claim 16 , wherein the method further comprises:

selecting either the first set of adjusted samples {Z 1 (n)} or the second set of adjusted samples {Z 2 (n)} for output based on whether or not the RMS value R 1 of the first error vector signal is smaller than the RMS value R 2 of the second error vector signal, wherein the selected set of adjusted samples represents a resampling of the samples {x(nT S ′)} to a sample rate 1/T S .

19. The memory medium of claim 18 , wherein the method further comprises:

demodulating the selected set of adjusted samples to recover information bits;

generating an output signal based on the information bits; and

providing the output signal to an output device.

20. The memory medium of claim 16 , wherein the received baseband signal is a noise-perturbed version of a transmitted baseband signal generated by a transmitter, wherein the method further comprises:

selecting a smaller one of the values R 1 and R 2 , wherein the smaller value represents a measure of quality of the transmitter.

Assignments (5)
RELEASE OF SECURITY INTEREST IN PATENTS (REEL/FRAME 057280/0028) Recorded Oct 13, 2023
From: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS ADMINISTRATIVE AGENT
To: NATIONAL INSTRUMENTS CORPORATION
Reel/Frame 065231/0466 →
RELEASE OF SECURITY INTEREST IN PATENTS (REEL/FRAME 052935/0001) Recorded Oct 13, 2023
From: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS ADMINISTRATIVE AGENT
To: NATIONAL INSTRUMENTS CORPORATION; PHASE MATRIX, INC.
Reel/Frame 065653/0463 →
SECURITY INTEREST Recorded Jun 18, 2021
From: NATIONAL INSTRUMENTS CORPORATION
To: WELLS FARGO BANK, NATIONAL ASSOCIATION
Reel/Frame 057280/0028 →
SECURITY INTEREST Recorded Jun 14, 2020
From: NATIONAL INSTRUMENTS CORPORATION; PHASE MATRIX, INC.
To: WELLS FARGO BANK, NATIONAL ASSOCIATION
Reel/Frame 052935/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 15, 2011
From: AHMED, I ZAKIR; BHARADWAJ, KRISHNA; KRISHNAN, RAMESH; YAJNANARAYANA, VIJAYA
To: NATIONAL INSTRUMENTS CORPORATION
Reel/Frame 026131/0007 →