IP Library Granted Patent US 8,310,067
Granted Patent B2
US 8,310,067 · App. 13/030,950 · Granted Nov 13, 2012

Ball grid array package enhanced with a thermal and electrical connector

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,310,067
App. No.
13/030,950
Granted
Nov 13, 2012
Kind
B2
Abstract

A package is provided. The package includes a substrate having first and second surfaces, a stiffener coupled to the first surface of the substrate, and a thermal connector coupled to the second surface of the substrate that is configured to be coupled to a printed circuit board.

Claims (32)

1. A package, comprising:

an IC die;

a substrate having first and second surfaces;

a stiffener having first and second surfaces, wherein the first surface of the stiffener is attached to the first surface of the substrate and wherein the IC die is attached to the second surface of the stiffener;

a wirebond that electrically couples the IC die to the first surface of the substrate; and

a thermal connector attached to the second surface of the substrate and configured to be coupled to a printed circuit board, wherein the thermal connector is electrically coupled to the wirebond through a metal layer of the substrate.

2. The package of claim 1 , wherein the IC die has first and second surfaces and wherein the first surface of the IC die is coupled to the second surface of the stiffener, the package further comprising:

a heat spreader coupled to the second surface of the IC die.

3. The package of claim 2 , wherein the stiffener and the heat spreader have substantially the same thermal expansion coefficient.

4. The package of claim 1 , wherein the IC die is coupled to the second surface of the stiffener with an epoxy.

5. The package of claim 1 , further comprising:

a plurality of solder balls coupled to the second surface of the substrate.

6. The package of claim 5 , wherein the plurality of solder balls is located outside an outer dimensional profile of the IC die.

7. The package of claim 2 , wherein the heat spreader is substantially planar.

8. The package of claim 1 , further comprising:

an encapsulate that encapsulates the substrate and the stiffener.

9. The package of claim 8 , further comprising:

a heat spreader coupled to a surface of the IC die.

10. The package of claim 9 , wherein a surface of the heat spreader is exposed.

11. The package of claim 9 , wherein the encapsulate completely encapsulates the heat spreader.

12. The package of claim 1 , wherein the metal layer comprises a contact plane located on the second surface of the substrate and wherein the contact plane is configured to accommodate the thermal connector.

13. The package of claim 1 , wherein the substrate comprises a thermally conductive via.

14. The package of claim 1 , wherein the thermal connector is substantially planar.

15. The package of claim 1 , wherein the stiffener comprises at least one of aluminum or copper.

16. The package of claim 1 , wherein the thermal connector comprises at least one aluminum or copper.

17. The package of claim 1 , wherein the substrate is an organic or a tape substrate.

18. The package of claim 1 , wherein the thermal connector is electrically coupled to a ground potential.

19. A package, comprising:

an IC die;

a substrate having first and second surfaces;

a stiffener having first and second surfaces, wherein the first surface of the stiffener is attached to the first surface of the substrate and wherein the IC die is attached to the second surface of the stiffener; and

a thermal connector attached to the second surface of the substrate and configured to be coupled to a printed circuit board, wherein the thermal connector is electrically coupled to the IC die through a plurality of thermal vias of the substrate.

Assignments (6)
CORRECTIVE ASSIGNMENT TO CORRECT THE EFFECTIVE DATE OF MERGER TO 09/05/2018 PREVIOUSLY RECORDED AT REEL: 047230 FRAME: 0133. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER. Recorded Oct 29, 2018
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 047630/0456 →
MERGER Recorded Oct 4, 2018
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 047230/0133 →
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS Recorded Feb 3, 2017
From: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
To: BROADCOM CORPORATION
Reel/Frame 041712/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 1, 2017
From: BROADCOM CORPORATION
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 041706/0001 →
PATENT SECURITY AGREEMENT Recorded Feb 11, 2016
From: BROADCOM CORPORATION
To: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
Reel/Frame 037806/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 18, 2011
From: ZHAO, SAM ZIQUN; KHAN, REZA-UR RAHMAN
To: BROADCOM CORPORATION
Reel/Frame 025835/0648 →